bassofono/codice/build/stm32g4xx_it.o

ELF



(
94(+*<00><><00><><EFBFBD><00><><EFBFBD><00><><EFBFBD><00><><EFBFBD><00>pG<00>pG<00>pG<00><><EFBFBD><EFBFBD><EFBFBD>
H<><48><EFBFBD><EFBFBD><00>
H<><48><EFBFBD><EFBFBD><00>
H<><48><EFBFBD><EFBFBD><00>
H<><48><EFBFBD><EFBFBD><00>
H<><48><EFBFBD><EFBFBD><00>
H<><48><EFBFBD><EFBFBD><00><00>
<01>
<0C>E
<06>
<03>+;
<08>	V9T<07>_MfqzOx<07><05><07>int<03>0<05><03>$I<06><05><03>,[<06>
0m<06>/
<04><07>

5:<3A>

	<09>

<EFBFBD><05><


	<09>-

<EFBFBD>
<08>=-


h
<01>
CCRj
<01>#
<0A>k
<01>#
<0A>l
<01>#
<0A>m
<01>#<0E>n
?
p
<01>
ISRr
<01>#
Q
s
<01>#<0E>t
<01>
z
<01>
CCR|
<01>#<0E>
}
<01>

CSR<06>
<01>#CFR<06>
<01>#<0E><06>
<01>
<06>
7
"<06>
<01>#<0E><06>
<06>
k
W	<06>
<01>#
<0A><06>
<01>#^
<06>
C<0F><06>DCR1<06><02>#CR2<06><02>#
i
<06><02>#
H<06><02>#SR<06><02>#EGR<06><02>#
<0A>
<06><02>#
<0A>
<06><02>#
<0A><06><02># CNT<03>#$PSC
<03>#(ARR<03>#,RCR<03>#0
W<03>#4
\<03>#8
a<03>#<
f<03>#@
k
<03>#D
k	<03>#H
p
<03>#L
<0A>
<03>#P
K	<03>#TECR
<03>#X
K
<03>#\AF1<03>#`AF2<03>#dOR<03>#h
QD#lDCR<03>#<23>
=<03>#<23>	<09>T
<EFBFBD><00><0E>w0CR1<03>#CR2<03>#CR3<03>#BRR<03>#
<0A>
 <03>#
s!<03>#RQR"<03>#ISR#<03>#ICR$<03># RDR%<03>#$TDR&<03>#(
'<03>#,<0E>(`<04>
;3K
:
:61 /<2F>a
1<>#<13>4<>#<13>8<>#P	;<3B>#><3E>#<13>A<>#<13>D<>#<13>I<>#<03>KV
;QE
	<11><03>V<>
`r[t#<13>v<>#axK#$z#%<13>|#(~
~3#,\<08>3#0k<08>3#4L
<08>3#8<13><08><>#<<13><08>9#@<13><08><>#DQ<08>?#H<13><08>E#L?<08><>#P<13><08>K#T	<08>Q#XX<08><>#\<04>

--!<04>
<04>
7k<03><08>W
;	q<><11><11>
<11><11><11>
	wh<06>
;	}<7D>r<11>
<11><11>	<09><><06> 	<09>Sa	<09>K#<13>	<09><>#<13>
	<09><>#
	<09><>#<13>	<09><>#<13>	<09><>#B	<09><>#$
	<09><>#<03>
	<09><><07>	'S


/<2F>x
1<EFBFBD>#.
5<EFBFBD>#d
8<EFBFBD>#'
><3E>#<13>
A<EFBFBD>#p

J<EFBFBD>#<03>
Ll
;
6

	<11><11>
<11>/<0E>
<
<01>
	
;
B
3	-
<11>/	
F
	3	
;
L
e	@j
<11><0E>
P
D	e	
;
V
<01>	<11>	
<11>	<11>	'<11>	<11>	 f<0E>
^
v	L
f
L

[
i
L
#
<0A>
j
<01>#
<0A>
k
<01>	#
<0A>
l
R
# 
a
n
K#<

o

	#=
<0A>
p
r
#>

q
<01>
#D
s
r
q	#HT	bb

<EFBFBD>	?	r

<EFBFBD>b
	?	<00>

<EFBFBD>w
T
<EFBFBD>
<01>	$/<13>
1<>#@
C<>#<13>F<>#kI<>#<13>P<>#<13>S<>#<13>
W<>#\
[<5B>#<
_<># Yb<>
(g<><13>i<>#K
n<>#q<>#Kt<>#nx<>#0{<7B>#<13>~<7E>#\	<0B><>#<13><0B><># <0B><>#$%
<0B>*<03><0B><><06><03><0B><><06><14>
<00><0B>0
[<0B>0
#<13><0B>#<13>׿#(z<0B>6
#PI۫#T<13>
ݶ#V<13><0B>6
#XM<0B><>#\<13><0B><>#^i<0B><>#`'<0B><>#d<13><0B><>#h<13><0B><>#j>
<0B><>#l<13><0B>N
#p<13><0B>N
#t<13><0B>b#x<13><0B>b#|a<0B>K#<23>
A<0B><>#<23>
6
<0B><>#<23>

<0A>

<01>#<23>
<04>
H
H
<04><
<0E>
<01>	<09>p
<EFBFBD>`
 6p


<07>=<02>

V
><02>

?<02>

<08>
;W

%
<W

3
=W

<08>
><3E>


 

?W

<08>
@T



o	


}
 
<01>
J



}
E
<01>
}
<01>
}
i
<01>
2
<01>
}
<01>
<01>
!
<01>
}
<01>
<01>

<01>
}
<01>
<01>
<01>
<01>
}
<01>
<01>
<01>
<01>

Z
<01>

	
<01>


<01>
<01>
}



x
}

<01>
i
}

u
Z
}


K
}
 }
!

<01><00>
<EFBFBD>	!

ffa!

n
n
	!

EE

%U
R
$>:;I$>&I5I4:;I?<4:;I?<	

I

!I/
:;

:;I8


:;I8
:;I
:;

>I:;
(
:;

:;I8

:;
I
'
I
>I:;
.
?:;'

@
<EFBFBD>B
<1B><>

<01>B1.
?:;'

@
<EFBFBD>B
.?:;'.?:;' .?:;'

@
<EFBFBD>B .1

@
<EFBFBD>B!.?<<0C>@:;|<00><00>

<01>






Core/Src/usr/include/newlib/machine/usr/include/newlib/sysDrivers/CMSIS/IncludeDrivers/CMSIS/Device/ST/STM32G4xx/IncludeDrivers/STM32G4xx_HAL_Driver/Incstm32g4xx_it.c
_default_types.h_stdint.hcore_cm4.hsystem_stm32g4xx.hstm32g431xx.hstm32g4xx_hal_def.hstm32g4xx_hal_dma.hstm32g4xx_hal_flash.hstm32g4xx_hal_tim.hstm32g4xx_hal_uart.hstm32g4xx_hal.h<03>



<03>



<03>



<03>



<03>




<03>




<03>



<03>



<03>



<03>



<03>



<03>


<03>


MSBFirstshort intStateNMI_Handlerhdma_dac1_ch1hdma_dac1_ch2gStateDIERRxXferSizeDMAmuxRequestGenStatusMaskDMABurstStateDMA_InitTypeDef__uint8_tDMAmuxChannelStatusAPBPrescTableUART_HandleTypeDefHAL_TIM_StateTypeDefFLASH_PROC_PROGRAMlong long unsigned intBusFault_Handlerhdma_usart1_txITM_RxBufferClockPrescalerTxPinLevelInvertOneBitSamplingBDTRAutoReloadPreload__UART_HandleTypeDefOverSamplingProcedureOnGoingTxXferCountCCMR1CCMR2CCMR3signed charFLASH_ProcessTypeDefGTPRBaudRateDMA1_Channel1_IRQHandlerFLASH_CacheTypeDefCounterModeHAL_LockTypeDefUSART1_IRQHandlerXferHalfCpltCallbacklong intpTxBuffPtrPeriphIncDMA_HandleTypeDefUsageFault_HandlerCCERlong long intAdvancedInituint16_tNbRxDataToProcessChannelIndexStopBitsuwTickFreqPRESCHAL_TIM_CHANNEL_STATE_RESETDMA1_Channel4_IRQHandlerDataInvert__uint16_tLockHAL_UART_IRQHandler__uint32_tModeDirectionhdma_adc1DMAmuxRequestGenhdmarxParentFLASH_PROC_NONEFLASH_CACHE_ICACHE_ENABLEDDMA_TypeDefMemManage_Handlerunsigned intHAL_DMA_STATE_RESETHAL_TIM_ACTIVE_CHANNEL_4HAL_DMA_BURST_STATE_RESETDebugMon_HandlerParityFLASH_CACHE_DISABLEDuwTicklong unsigned intBankChannelStatehuart1Core/Src/stm32g4xx_it.cDMA_Channel_TypeDefHAL_DMA_BURST_STATE_BUSYFLASH_CACHE_DCACHE_ENABLEDHAL_TIM_STATE_ERRORHAL_TIM_CHANNEL_STATE_READYTxXferSizeTIM_HandleTypeDefHAL_TIM_ACTIVE_CHANNEL_CLEAREDDMADisableonRxErrorDMAMUX_ChannelStatus_TypeDefDmaBaseAddressErrorCodeMemDataAlignmentRGCFRUSART_TypeDefHAL_UART_StateTypeDefAddressAHBPrescTableUARTPrescTableHAL_TIM_STATE_TIMEOUTHAL_DMA_STATE_READYUART_InitTypeDefHAL_DMA_BURST_STATE_READYAdvFeatureInitTIM_TypeDefhdmaAutoBaudRateModeCPARHAL_TIM_STATE_BUSYHAL_TIM_STATE_RESETpFlashlong doublehtim7FLASH_PROC_PAGE_ERASERxPinLevelInvertDMA1_Channel2_IRQHandlerHAL_LOCKED/home/fra/Documenti/tech/sviluppo/telecom/radio/bassofono/bassofonoHAL_TIM_CHANNEL_STATE_BUSYFLASH_PROC_PROGRAM_LASTFLASH_PROC_MASS_ERASEPendSV_HandlerRepetitionCounterhdmatxDMAMUX_RequestGen_TypeDefChannelNStateRGCRClockDivisionSystemCoreClockHAL_IncTickRESERVED0InstancePeriodXferErrorCallbackDMA1_Channel5_IRQHandlerHAL_TIM_STATE_READYChannelFLASH_CACHE_ICACHE_DCACHE_ENABLEDint32_tunsigned charRxISRHAL_DMA_StateTypeDefDMAmuxRequestGenStatusHAL_DMA_STATE_BUSYHAL_TIM_ChannelStateTypeDefDTR2MemIncRGSRAutoBaudRateEnableTIM7_IRQHandlerSVC_HandlerHAL_TIM_ACTIVE_CHANNEL_1HAL_TIM_ACTIVE_CHANNEL_2HAL_TIM_ACTIVE_CHANNEL_3HAL_TIM_ACTIVE_CHANNEL_5HAL_TIM_ACTIVE_CHANNEL_6__DMA_HandleTypeDefuint32_tUART_AdvFeatureInitTypeDefWordLengthTISELIFCRuwTickPrioRequestSMCRHAL_DMA_IRQHandlerGNU C11 7.3.1 20180622 (release) [ARM/embedded-7-branch revision 261907] -mcpu=cortex-m4 -mthumb -mfpu=fpv4-sp-d16 -mfloat-abi=hard -g -gdwarf-2 -Ofast -fdata-sections -ffunction-sectionsDMARNbPagesToEraseDMAmuxChannel__int32_tMaskSwapRTORPrescalerHAL_TIM_DMABurstStateTypeDefshort unsigned intHAL_TIM_IRQHandlerSysTick_HandlerTIM_Base_InitTypeDefNbTxDataToProcessHAL_UART_RxTypeTypeDefPeriphDataAlignmentFifoModeOverrunDisableDMAmuxChannelStatusMaskCCR1CCR2CCR3CCR4CCR5CCR






"

<00><>
		

!#%$'
"
4
F
W
j
	v

<00>
<00>
<00><00>
<00><00><00>




(
6

O
^

p
<00>
<00>

<00>
<00>
stm32g4xx_it.c$t$dNMI_HandlerHardFault_HandlerMemManage_HandlerBusFault_HandlerUsageFault_HandlerSVC_HandlerDebugMon_HandlerPendSV_HandlerSysTick_HandlerHAL_IncTickDMA1_Channel1_IRQHandlerHAL_DMA_IRQHandlerhdma_adc1DMA1_Channel2_IRQHandlerhdma_dac1_ch1DMA1_Channel4_IRQHandlerhdma_dac1_ch2DMA1_Channel5_IRQHandlerhdma_usart1_txUSART1_IRQHandlerHAL_UART_IRQHandlerhuart1TIM7_IRQHandlerHAL_TIM_IRQHandlerhtim7;>=@=B=D=GFJI*...,%-,.1.>.E.J.W.\.i.n.{.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.
.3
.X
.g
.v
.<00>
.<00>
.<00>
.<00>
..(.8.M.\.l.<00>.<00>.<00>.<00>.<00>.D.S.b.q.<00>.<00>.<00>.<00>.<00>.<00>..4.U.<00>.<00>...-.?.E.L._.m.{.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.
...+.9.G.U.c.q..<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>..X.v.|.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.
..).7.E.T._.u.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.	.!	.'	.-	.4	.S	.Y	._	.f	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.<00>	.

.
.
..
.=
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
... .3.A.O.].k.y.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>...!./.=.K.Y.g.u.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.
.
. 
.U
.v
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.<00>
.&	&&".*#.#;#G.N R _ k.rv<00><00>.<00><00><00><00>.<00><00><00><00>.<00><00><00><00>..
..
"
,.37A.H	L	V.]ak.rv<00><00><00>.<00>.<00>.<00>.<00>.<00>.<00>.<00>.) 	(0
8@HPX` h#p&		 
$
(,048<@DHLP T X#\#`&d&<00>
<00>
<00>
	<00>
<00>

<00>
!2CT e#v&/$/(4/8	D/HT/X
d/ht/x<00>/<00><00>/<00><00>/<00><00>/<00><00>/<00><00>/<00> <00>/<00>#<00>/<00>&.symtab.strtab.shstrtab.text.data.bss.text.NMI_Handler.text.HardFault_Handler.text.MemManage_Handler.text.BusFault_Handler.text.UsageFault_Handler.text.SVC_Handler.text.DebugMon_Handler.text.PendSV_Handler.rel.text.SysTick_Handler.rel.text.DMA1_Channel1_IRQHandler.rel.text.DMA1_Channel2_IRQHandler.rel.text.DMA1_Channel4_IRQHandler.rel.text.DMA1_Channel5_IRQHandler.rel.text.USART1_IRQHandler.rel.text.TIM7_IRQHandler.rel.debug_info.debug_abbrev.rel.debug_aranges.rel.debug_ranges.rel.debug_line.debug_str.comment.rel.debug_frame.ARM.attributes
4!
4
'4
,
4>
8V
<n
@<00>
D<00>
H<00>
L<00>
P<00>
T<00>	@H+(<00>
X<00>	@P+(

d
	@`+(@

p<
	@p+(c

|_
	@<00>+(<00>

<00><00>
	@<00>+(<00>

<00><00>
	@<00>+(<00>

<00><00>
<00>
	@<00>+<00>(<00>

h<00>

<00>

:<00>
<00>
	@84p(<00>

<00>p
<00>
	@<00>4<00>(<00>

*<00>
<00>
	@x5h(!
0<00><00>



0T#X

#
<00>#
	@<00>5<00>(%0p<00>$5

<00>$<00>)2	<00>)<00>

<00>6@