160 lines
6.0 KiB
Plaintext
160 lines
6.0 KiB
Plaintext
ARM GAS /tmp/ccuKxpBp.s page 1
|
||
|
||
|
||
1 .cpu cortex-m4
|
||
2 .eabi_attribute 27, 1
|
||
3 .eabi_attribute 28, 1
|
||
4 .eabi_attribute 20, 1
|
||
5 .eabi_attribute 21, 1
|
||
6 .eabi_attribute 23, 3
|
||
7 .eabi_attribute 24, 1
|
||
8 .eabi_attribute 25, 1
|
||
9 .eabi_attribute 26, 1
|
||
10 .eabi_attribute 30, 2
|
||
11 .eabi_attribute 34, 1
|
||
12 .eabi_attribute 18, 4
|
||
13 .file "system_stm32g4xx.c"
|
||
14 .text
|
||
15 .section .text.SystemInit,"ax",%progbits
|
||
16 .align 1
|
||
17 .p2align 2,,3
|
||
18 .global SystemInit
|
||
19 .arch armv7e-m
|
||
20 .syntax unified
|
||
21 .thumb
|
||
22 .thumb_func
|
||
23 .fpu fpv4-sp-d16
|
||
25 SystemInit:
|
||
26 @ args = 0, pretend = 0, frame = 0
|
||
27 @ frame_needed = 0, uses_anonymous_args = 0
|
||
28 @ link register save eliminated.
|
||
29 0000 054B ldr r3, .L3
|
||
30 0002 D3F88820 ldr r2, [r3, #136]
|
||
31 0006 4FF00061 mov r1, #134217728
|
||
32 000a 42F47002 orr r2, r2, #15728640
|
||
33 000e C3F88820 str r2, [r3, #136]
|
||
34 0012 9960 str r1, [r3, #8]
|
||
35 0014 7047 bx lr
|
||
36 .L4:
|
||
37 0016 00BF .align 2
|
||
38 .L3:
|
||
39 0018 00ED00E0 .word -536810240
|
||
41 .section .text.SystemCoreClockUpdate,"ax",%progbits
|
||
42 .align 1
|
||
43 .p2align 2,,3
|
||
44 .global SystemCoreClockUpdate
|
||
45 .syntax unified
|
||
46 .thumb
|
||
47 .thumb_func
|
||
48 .fpu fpv4-sp-d16
|
||
50 SystemCoreClockUpdate:
|
||
51 @ args = 0, pretend = 0, frame = 0
|
||
52 @ frame_needed = 0, uses_anonymous_args = 0
|
||
53 @ link register save eliminated.
|
||
54 0000 1B4A ldr r2, .L12
|
||
55 0002 9368 ldr r3, [r2, #8]
|
||
56 0004 03F00C03 and r3, r3, #12
|
||
57 0008 082B cmp r3, #8
|
||
58 000a 2DD0 beq .L10
|
||
59 000c 0C2B cmp r3, #12
|
||
60 000e 0FD0 beq .L7
|
||
ARM GAS /tmp/ccuKxpBp.s page 2
|
||
|
||
|
||
61 0010 042B cmp r3, #4
|
||
62 0012 0AD0 beq .L11
|
||
63 0014 1749 ldr r1, .L12+4
|
||
64 0016 0B68 ldr r3, [r1]
|
||
65 .L6:
|
||
66 0018 154A ldr r2, .L12
|
||
67 001a 1748 ldr r0, .L12+8
|
||
68 001c 9268 ldr r2, [r2, #8]
|
||
69 001e C2F30312 ubfx r2, r2, #4, #4
|
||
70 0022 825C ldrb r2, [r0, r2] @ zero_extendqisi2
|
||
71 0024 D340 lsrs r3, r3, r2
|
||
72 0026 0B60 str r3, [r1]
|
||
73 0028 7047 bx lr
|
||
74 .L11:
|
||
75 002a 144B ldr r3, .L12+12
|
||
76 002c 1149 ldr r1, .L12+4
|
||
77 002e F3E7 b .L6
|
||
78 .L7:
|
||
79 0030 D168 ldr r1, [r2, #12]
|
||
80 0032 D368 ldr r3, [r2, #12]
|
||
81 0034 01F00302 and r2, r1, #3
|
||
82 0038 022A cmp r2, #2
|
||
83 003a 0D4A ldr r2, .L12
|
||
84 003c 0CBF ite eq
|
||
85 003e 0F48 ldreq r0, .L12+12
|
||
86 0040 0F48 ldrne r0, .L12+16
|
||
87 0042 0C49 ldr r1, .L12+4
|
||
88 0044 C3F30313 ubfx r3, r3, #4, #4
|
||
89 0048 0133 adds r3, r3, #1
|
||
90 004a B0FBF3F0 udiv r0, r0, r3
|
||
91 004e D368 ldr r3, [r2, #12]
|
||
92 0050 D268 ldr r2, [r2, #12]
|
||
93 0052 C2F34162 ubfx r2, r2, #25, #2
|
||
94 0056 C3F30623 ubfx r3, r3, #8, #7
|
||
95 005a 0132 adds r2, r2, #1
|
||
96 005c 00FB03F3 mul r3, r0, r3
|
||
97 0060 5200 lsls r2, r2, #1
|
||
98 0062 B3FBF2F3 udiv r3, r3, r2
|
||
99 0066 D7E7 b .L6
|
||
100 .L10:
|
||
101 0068 054B ldr r3, .L12+16
|
||
102 006a 0249 ldr r1, .L12+4
|
||
103 006c D4E7 b .L6
|
||
104 .L13:
|
||
105 006e 00BF .align 2
|
||
106 .L12:
|
||
107 0070 00100240 .word 1073876992
|
||
108 0074 00000000 .word .LANCHOR0
|
||
109 0078 00000000 .word .LANCHOR1
|
||
110 007c 0024F400 .word 16000000
|
||
111 0080 00366E01 .word 24000000
|
||
113 .global APBPrescTable
|
||
114 .global AHBPrescTable
|
||
115 .global SystemCoreClock
|
||
116 .section .data.SystemCoreClock,"aw"
|
||
117 .align 2
|
||
118 .set .LANCHOR0,. + 0
|
||
ARM GAS /tmp/ccuKxpBp.s page 3
|
||
|
||
|
||
121 SystemCoreClock:
|
||
122 0000 0024F400 .word 16000000
|
||
123 .section .rodata.AHBPrescTable,"a"
|
||
124 .align 2
|
||
125 .set .LANCHOR1,. + 0
|
||
128 AHBPrescTable:
|
||
129 0000 00000000 .ascii "\000\000\000\000\000\000\000\000\001\002\003\004\006"
|
||
129 00000000
|
||
129 01020304
|
||
129 06
|
||
130 000d 070809 .ascii "\007\010\011"
|
||
131 .section .rodata.APBPrescTable,"a"
|
||
132 .align 2
|
||
135 APBPrescTable:
|
||
136 0000 00000000 .ascii "\000\000\000\000\001\002\003\004"
|
||
136 01020304
|
||
137 .ident "GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
|
||
ARM GAS /tmp/ccuKxpBp.s page 4
|
||
|
||
|
||
DEFINED SYMBOLS
|
||
*ABS*:0000000000000000 system_stm32g4xx.c
|
||
/tmp/ccuKxpBp.s:16 .text.SystemInit:0000000000000000 $t
|
||
/tmp/ccuKxpBp.s:25 .text.SystemInit:0000000000000000 SystemInit
|
||
/tmp/ccuKxpBp.s:39 .text.SystemInit:0000000000000018 $d
|
||
/tmp/ccuKxpBp.s:42 .text.SystemCoreClockUpdate:0000000000000000 $t
|
||
/tmp/ccuKxpBp.s:50 .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
|
||
/tmp/ccuKxpBp.s:107 .text.SystemCoreClockUpdate:0000000000000070 $d
|
||
/tmp/ccuKxpBp.s:135 .rodata.APBPrescTable:0000000000000000 APBPrescTable
|
||
/tmp/ccuKxpBp.s:128 .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
|
||
/tmp/ccuKxpBp.s:121 .data.SystemCoreClock:0000000000000000 SystemCoreClock
|
||
/tmp/ccuKxpBp.s:117 .data.SystemCoreClock:0000000000000000 $d
|
||
/tmp/ccuKxpBp.s:124 .rodata.AHBPrescTable:0000000000000000 $d
|
||
/tmp/ccuKxpBp.s:132 .rodata.APBPrescTable:0000000000000000 $d
|
||
|
||
NO UNDEFINED SYMBOLS
|