Files
squeow/squeow_sw/build/stm32g4xx_it.lst

879 lines
38 KiB
Plaintext
Raw Normal View History

2025-01-28 19:01:22 +01:00
ARM GAS /tmp/ccubHFn3.s page 1
2023-07-02 17:09:41 +02:00
1 .cpu cortex-m4
2 .arch armv7e-m
3 .fpu fpv4-sp-d16
4 .eabi_attribute 27, 1
5 .eabi_attribute 28, 1
6 .eabi_attribute 20, 1
7 .eabi_attribute 21, 1
8 .eabi_attribute 23, 3
9 .eabi_attribute 24, 1
10 .eabi_attribute 25, 1
11 .eabi_attribute 26, 1
12 .eabi_attribute 30, 1
13 .eabi_attribute 34, 1
14 .eabi_attribute 18, 4
15 .file "stm32g4xx_it.c"
16 .text
17 .Ltext0:
18 .cfi_sections .debug_frame
19 .file 1 "Src/stm32g4xx_it.c"
20 .section .text.NMI_Handler,"ax",%progbits
21 .align 1
22 .global NMI_Handler
23 .syntax unified
24 .thumb
25 .thumb_func
27 NMI_Handler:
28 .LFB329:
1:Src/stm32g4xx_it.c **** /* USER CODE BEGIN Header */
2:Src/stm32g4xx_it.c **** /**
3:Src/stm32g4xx_it.c **** ******************************************************************************
4:Src/stm32g4xx_it.c **** * @file stm32g4xx_it.c
5:Src/stm32g4xx_it.c **** * @brief Interrupt Service Routines.
6:Src/stm32g4xx_it.c **** ******************************************************************************
7:Src/stm32g4xx_it.c **** * @attention
8:Src/stm32g4xx_it.c **** *
9:Src/stm32g4xx_it.c **** * Copyright (c) 2022 STMicroelectronics.
10:Src/stm32g4xx_it.c **** * All rights reserved.
11:Src/stm32g4xx_it.c **** *
12:Src/stm32g4xx_it.c **** * This software is licensed under terms that can be found in the LICENSE file
13:Src/stm32g4xx_it.c **** * in the root directory of this software component.
14:Src/stm32g4xx_it.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
15:Src/stm32g4xx_it.c **** *
16:Src/stm32g4xx_it.c **** ******************************************************************************
17:Src/stm32g4xx_it.c **** */
18:Src/stm32g4xx_it.c **** /* USER CODE END Header */
19:Src/stm32g4xx_it.c ****
20:Src/stm32g4xx_it.c **** /* Includes ------------------------------------------------------------------*/
21:Src/stm32g4xx_it.c **** #include "main.h"
22:Src/stm32g4xx_it.c **** #include "stm32g4xx_it.h"
23:Src/stm32g4xx_it.c **** /* Private includes ----------------------------------------------------------*/
24:Src/stm32g4xx_it.c **** /* USER CODE BEGIN Includes */
2025-01-28 19:01:22 +01:00
25:Src/stm32g4xx_it.c **** #include "squeow.h"
26:Src/stm32g4xx_it.c **** #include "squeow_ui.h"
27:Src/stm32g4xx_it.c **** /* USER CODE END Includes */
28:Src/stm32g4xx_it.c ****
29:Src/stm32g4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
30:Src/stm32g4xx_it.c **** /* USER CODE BEGIN TD */
ARM GAS /tmp/ccubHFn3.s page 2
2023-07-02 17:09:41 +02:00
31:Src/stm32g4xx_it.c ****
2025-01-28 19:01:22 +01:00
32:Src/stm32g4xx_it.c **** /* USER CODE END TD */
33:Src/stm32g4xx_it.c ****
34:Src/stm32g4xx_it.c **** /* Private define ------------------------------------------------------------*/
35:Src/stm32g4xx_it.c **** /* USER CODE BEGIN PD */
2023-07-02 17:09:41 +02:00
36:Src/stm32g4xx_it.c ****
2025-01-28 19:01:22 +01:00
37:Src/stm32g4xx_it.c **** /* USER CODE END PD */
38:Src/stm32g4xx_it.c ****
39:Src/stm32g4xx_it.c **** /* Private macro -------------------------------------------------------------*/
40:Src/stm32g4xx_it.c **** /* USER CODE BEGIN PM */
2023-07-02 17:09:41 +02:00
41:Src/stm32g4xx_it.c ****
2025-01-28 19:01:22 +01:00
42:Src/stm32g4xx_it.c **** /* USER CODE END PM */
43:Src/stm32g4xx_it.c ****
44:Src/stm32g4xx_it.c **** /* Private variables ---------------------------------------------------------*/
45:Src/stm32g4xx_it.c **** /* USER CODE BEGIN PV */
2023-07-02 17:09:41 +02:00
46:Src/stm32g4xx_it.c ****
2025-01-28 19:01:22 +01:00
47:Src/stm32g4xx_it.c **** /* USER CODE END PV */
48:Src/stm32g4xx_it.c ****
49:Src/stm32g4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
50:Src/stm32g4xx_it.c **** /* USER CODE BEGIN PFP */
2023-07-02 17:09:41 +02:00
51:Src/stm32g4xx_it.c ****
2025-01-28 19:01:22 +01:00
52:Src/stm32g4xx_it.c **** /* USER CODE END PFP */
53:Src/stm32g4xx_it.c ****
54:Src/stm32g4xx_it.c **** /* Private user code ---------------------------------------------------------*/
55:Src/stm32g4xx_it.c **** /* USER CODE BEGIN 0 */
2023-07-02 17:09:41 +02:00
56:Src/stm32g4xx_it.c ****
2025-01-28 19:01:22 +01:00
57:Src/stm32g4xx_it.c **** /* USER CODE END 0 */
58:Src/stm32g4xx_it.c ****
59:Src/stm32g4xx_it.c **** /* External variables --------------------------------------------------------*/
60:Src/stm32g4xx_it.c **** extern DMA_HandleTypeDef hdma_adc2;
61:Src/stm32g4xx_it.c **** extern ADC_HandleTypeDef hadc1;
62:Src/stm32g4xx_it.c **** extern ADC_HandleTypeDef hadc2;
63:Src/stm32g4xx_it.c **** extern TIM_HandleTypeDef htim2;
64:Src/stm32g4xx_it.c **** extern TIM_HandleTypeDef htim3;
65:Src/stm32g4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
66:Src/stm32g4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
67:Src/stm32g4xx_it.c **** extern UART_HandleTypeDef huart1;
68:Src/stm32g4xx_it.c **** /* USER CODE BEGIN EV */
69:Src/stm32g4xx_it.c ****
70:Src/stm32g4xx_it.c **** /* USER CODE END EV */
71:Src/stm32g4xx_it.c ****
72:Src/stm32g4xx_it.c **** /******************************************************************************/
73:Src/stm32g4xx_it.c **** /* Cortex-M4 Processor Interruption and Exception Handlers */
74:Src/stm32g4xx_it.c **** /******************************************************************************/
75:Src/stm32g4xx_it.c **** /**
76:Src/stm32g4xx_it.c **** * @brief This function handles Non maskable interrupt.
77:Src/stm32g4xx_it.c **** */
78:Src/stm32g4xx_it.c **** void NMI_Handler(void)
79:Src/stm32g4xx_it.c **** {
29 .loc 1 79 1 view -0
2023-07-02 17:09:41 +02:00
30 .cfi_startproc
31 @ Volatile: function does not return.
32 @ args = 0, pretend = 0, frame = 0
33 @ frame_needed = 0, uses_anonymous_args = 0
34 @ link register save eliminated.
35 .L2:
2025-01-28 19:01:22 +01:00
80:Src/stm32g4xx_it.c **** /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
ARM GAS /tmp/ccubHFn3.s page 3
81:Src/stm32g4xx_it.c ****
82:Src/stm32g4xx_it.c **** /* USER CODE END NonMaskableInt_IRQn 0 */
83:Src/stm32g4xx_it.c **** /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
84:Src/stm32g4xx_it.c **** while (1)
36 .loc 1 84 3 view .LVU1
85:Src/stm32g4xx_it.c **** {
86:Src/stm32g4xx_it.c **** }
37 .loc 1 86 3 view .LVU2
84:Src/stm32g4xx_it.c **** {
38 .loc 1 84 9 view .LVU3
2023-07-02 17:09:41 +02:00
39 0000 FEE7 b .L2
40 .cfi_endproc
41 .LFE329:
43 .section .text.HardFault_Handler,"ax",%progbits
44 .align 1
45 .global HardFault_Handler
46 .syntax unified
47 .thumb
48 .thumb_func
50 HardFault_Handler:
51 .LFB330:
2025-01-28 19:01:22 +01:00
87:Src/stm32g4xx_it.c **** /* USER CODE END NonMaskableInt_IRQn 1 */
88:Src/stm32g4xx_it.c **** }
89:Src/stm32g4xx_it.c ****
90:Src/stm32g4xx_it.c **** /**
91:Src/stm32g4xx_it.c **** * @brief This function handles Hard fault interrupt.
92:Src/stm32g4xx_it.c **** */
93:Src/stm32g4xx_it.c **** void HardFault_Handler(void)
94:Src/stm32g4xx_it.c **** {
52 .loc 1 94 1 view -0
2023-07-02 17:09:41 +02:00
53 .cfi_startproc
54 @ Volatile: function does not return.
55 @ args = 0, pretend = 0, frame = 0
56 @ frame_needed = 0, uses_anonymous_args = 0
57 @ link register save eliminated.
58 .L4:
2025-01-28 19:01:22 +01:00
95:Src/stm32g4xx_it.c **** /* USER CODE BEGIN HardFault_IRQn 0 */
96:Src/stm32g4xx_it.c ****
97:Src/stm32g4xx_it.c **** /* USER CODE END HardFault_IRQn 0 */
98:Src/stm32g4xx_it.c **** while (1)
59 .loc 1 98 3 view .LVU5
99:Src/stm32g4xx_it.c **** {
100:Src/stm32g4xx_it.c **** /* USER CODE BEGIN W1_HardFault_IRQn 0 */
101:Src/stm32g4xx_it.c **** /* USER CODE END W1_HardFault_IRQn 0 */
102:Src/stm32g4xx_it.c **** }
60 .loc 1 102 3 view .LVU6
98:Src/stm32g4xx_it.c **** {
61 .loc 1 98 9 view .LVU7
2023-07-02 17:09:41 +02:00
62 0000 FEE7 b .L4
63 .cfi_endproc
64 .LFE330:
66 .section .text.MemManage_Handler,"ax",%progbits
67 .align 1
68 .global MemManage_Handler
69 .syntax unified
70 .thumb
71 .thumb_func
2025-01-28 19:01:22 +01:00
ARM GAS /tmp/ccubHFn3.s page 4
2023-07-02 17:09:41 +02:00
2025-01-28 19:01:22 +01:00
73 MemManage_Handler:
74 .LFB331:
103:Src/stm32g4xx_it.c **** }
104:Src/stm32g4xx_it.c ****
105:Src/stm32g4xx_it.c **** /**
106:Src/stm32g4xx_it.c **** * @brief This function handles Memory management fault.
107:Src/stm32g4xx_it.c **** */
108:Src/stm32g4xx_it.c **** void MemManage_Handler(void)
109:Src/stm32g4xx_it.c **** {
75 .loc 1 109 1 view -0
2023-07-02 17:09:41 +02:00
76 .cfi_startproc
77 @ Volatile: function does not return.
78 @ args = 0, pretend = 0, frame = 0
79 @ frame_needed = 0, uses_anonymous_args = 0
80 @ link register save eliminated.
81 .L6:
2025-01-28 19:01:22 +01:00
110:Src/stm32g4xx_it.c **** /* USER CODE BEGIN MemoryManagement_IRQn 0 */
111:Src/stm32g4xx_it.c ****
112:Src/stm32g4xx_it.c **** /* USER CODE END MemoryManagement_IRQn 0 */
113:Src/stm32g4xx_it.c **** while (1)
82 .loc 1 113 3 view .LVU9
114:Src/stm32g4xx_it.c **** {
115:Src/stm32g4xx_it.c **** /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
116:Src/stm32g4xx_it.c **** /* USER CODE END W1_MemoryManagement_IRQn 0 */
117:Src/stm32g4xx_it.c **** }
83 .loc 1 117 3 view .LVU10
113:Src/stm32g4xx_it.c **** {
84 .loc 1 113 9 view .LVU11
2023-07-02 17:09:41 +02:00
85 0000 FEE7 b .L6
86 .cfi_endproc
87 .LFE331:
89 .section .text.BusFault_Handler,"ax",%progbits
90 .align 1
91 .global BusFault_Handler
92 .syntax unified
93 .thumb
94 .thumb_func
96 BusFault_Handler:
97 .LFB332:
2025-01-28 19:01:22 +01:00
118:Src/stm32g4xx_it.c **** }
119:Src/stm32g4xx_it.c ****
120:Src/stm32g4xx_it.c **** /**
121:Src/stm32g4xx_it.c **** * @brief This function handles Prefetch fault, memory access fault.
122:Src/stm32g4xx_it.c **** */
123:Src/stm32g4xx_it.c **** void BusFault_Handler(void)
124:Src/stm32g4xx_it.c **** {
98 .loc 1 124 1 view -0
2023-07-02 17:09:41 +02:00
99 .cfi_startproc
100 @ Volatile: function does not return.
101 @ args = 0, pretend = 0, frame = 0
102 @ frame_needed = 0, uses_anonymous_args = 0
103 @ link register save eliminated.
104 .L8:
2025-01-28 19:01:22 +01:00
125:Src/stm32g4xx_it.c **** /* USER CODE BEGIN BusFault_IRQn 0 */
126:Src/stm32g4xx_it.c ****
127:Src/stm32g4xx_it.c **** /* USER CODE END BusFault_IRQn 0 */
128:Src/stm32g4xx_it.c **** while (1)
ARM GAS /tmp/ccubHFn3.s page 5
2023-07-02 17:09:41 +02:00
2025-01-28 19:01:22 +01:00
105 .loc 1 128 3 view .LVU13
129:Src/stm32g4xx_it.c **** {
130:Src/stm32g4xx_it.c **** /* USER CODE BEGIN W1_BusFault_IRQn 0 */
131:Src/stm32g4xx_it.c **** /* USER CODE END W1_BusFault_IRQn 0 */
132:Src/stm32g4xx_it.c **** }
106 .loc 1 132 3 view .LVU14
128:Src/stm32g4xx_it.c **** {
107 .loc 1 128 9 view .LVU15
2023-07-02 17:09:41 +02:00
108 0000 FEE7 b .L8
109 .cfi_endproc
110 .LFE332:
112 .section .text.UsageFault_Handler,"ax",%progbits
113 .align 1
114 .global UsageFault_Handler
115 .syntax unified
116 .thumb
117 .thumb_func
119 UsageFault_Handler:
120 .LFB333:
2025-01-28 19:01:22 +01:00
133:Src/stm32g4xx_it.c **** }
134:Src/stm32g4xx_it.c ****
135:Src/stm32g4xx_it.c **** /**
136:Src/stm32g4xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
137:Src/stm32g4xx_it.c **** */
138:Src/stm32g4xx_it.c **** void UsageFault_Handler(void)
139:Src/stm32g4xx_it.c **** {
121 .loc 1 139 1 view -0
2023-07-02 17:09:41 +02:00
122 .cfi_startproc
123 @ Volatile: function does not return.
124 @ args = 0, pretend = 0, frame = 0
125 @ frame_needed = 0, uses_anonymous_args = 0
126 @ link register save eliminated.
127 .L10:
2025-01-28 19:01:22 +01:00
140:Src/stm32g4xx_it.c **** /* USER CODE BEGIN UsageFault_IRQn 0 */
141:Src/stm32g4xx_it.c ****
142:Src/stm32g4xx_it.c **** /* USER CODE END UsageFault_IRQn 0 */
143:Src/stm32g4xx_it.c **** while (1)
128 .loc 1 143 3 view .LVU17
144:Src/stm32g4xx_it.c **** {
145:Src/stm32g4xx_it.c **** /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
146:Src/stm32g4xx_it.c **** /* USER CODE END W1_UsageFault_IRQn 0 */
147:Src/stm32g4xx_it.c **** }
129 .loc 1 147 3 view .LVU18
143:Src/stm32g4xx_it.c **** {
130 .loc 1 143 9 view .LVU19
2023-07-02 17:09:41 +02:00
131 0000 FEE7 b .L10
132 .cfi_endproc
133 .LFE333:
135 .section .text.SVC_Handler,"ax",%progbits
136 .align 1
137 .global SVC_Handler
138 .syntax unified
139 .thumb
140 .thumb_func
142 SVC_Handler:
143 .LFB334:
2025-01-28 19:01:22 +01:00
148:Src/stm32g4xx_it.c **** }
ARM GAS /tmp/ccubHFn3.s page 6
2023-07-02 17:09:41 +02:00
2025-01-28 19:01:22 +01:00
149:Src/stm32g4xx_it.c ****
150:Src/stm32g4xx_it.c **** /**
151:Src/stm32g4xx_it.c **** * @brief This function handles System service call via SWI instruction.
152:Src/stm32g4xx_it.c **** */
153:Src/stm32g4xx_it.c **** void SVC_Handler(void)
154:Src/stm32g4xx_it.c **** {
144 .loc 1 154 1 view -0
145 .cfi_startproc
2023-07-02 17:09:41 +02:00
146 @ args = 0, pretend = 0, frame = 0
147 @ frame_needed = 0, uses_anonymous_args = 0
148 @ link register save eliminated.
2025-01-28 19:01:22 +01:00
155:Src/stm32g4xx_it.c **** /* USER CODE BEGIN SVCall_IRQn 0 */
156:Src/stm32g4xx_it.c ****
157:Src/stm32g4xx_it.c **** /* USER CODE END SVCall_IRQn 0 */
158:Src/stm32g4xx_it.c **** /* USER CODE BEGIN SVCall_IRQn 1 */
159:Src/stm32g4xx_it.c ****
160:Src/stm32g4xx_it.c **** /* USER CODE END SVCall_IRQn 1 */
161:Src/stm32g4xx_it.c **** }
149 .loc 1 161 1 view .LVU21
2023-07-02 17:09:41 +02:00
150 0000 7047 bx lr
151 .cfi_endproc
152 .LFE334:
154 .section .text.DebugMon_Handler,"ax",%progbits
155 .align 1
156 .global DebugMon_Handler
157 .syntax unified
158 .thumb
159 .thumb_func
161 DebugMon_Handler:
162 .LFB335:
2025-01-28 19:01:22 +01:00
162:Src/stm32g4xx_it.c ****
163:Src/stm32g4xx_it.c **** /**
164:Src/stm32g4xx_it.c **** * @brief This function handles Debug monitor.
165:Src/stm32g4xx_it.c **** */
166:Src/stm32g4xx_it.c **** void DebugMon_Handler(void)
167:Src/stm32g4xx_it.c **** {
163 .loc 1 167 1 view -0
2023-07-02 17:09:41 +02:00
164 .cfi_startproc
165 @ args = 0, pretend = 0, frame = 0
166 @ frame_needed = 0, uses_anonymous_args = 0
167 @ link register save eliminated.
2025-01-28 19:01:22 +01:00
168:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DebugMonitor_IRQn 0 */
169:Src/stm32g4xx_it.c ****
170:Src/stm32g4xx_it.c **** /* USER CODE END DebugMonitor_IRQn 0 */
171:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DebugMonitor_IRQn 1 */
172:Src/stm32g4xx_it.c ****
173:Src/stm32g4xx_it.c **** /* USER CODE END DebugMonitor_IRQn 1 */
174:Src/stm32g4xx_it.c **** }
168 .loc 1 174 1 view .LVU23
2023-07-02 17:09:41 +02:00
169 0000 7047 bx lr
170 .cfi_endproc
171 .LFE335:
173 .section .text.PendSV_Handler,"ax",%progbits
174 .align 1
175 .global PendSV_Handler
176 .syntax unified
177 .thumb
2025-01-28 19:01:22 +01:00
ARM GAS /tmp/ccubHFn3.s page 7
2023-07-02 17:09:41 +02:00
178 .thumb_func
180 PendSV_Handler:
181 .LFB336:
2025-01-28 19:01:22 +01:00
175:Src/stm32g4xx_it.c ****
176:Src/stm32g4xx_it.c **** /**
177:Src/stm32g4xx_it.c **** * @brief This function handles Pendable request for system service.
178:Src/stm32g4xx_it.c **** */
179:Src/stm32g4xx_it.c **** void PendSV_Handler(void)
180:Src/stm32g4xx_it.c **** {
182 .loc 1 180 1 view -0
2023-07-02 17:09:41 +02:00
183 .cfi_startproc
184 @ args = 0, pretend = 0, frame = 0
185 @ frame_needed = 0, uses_anonymous_args = 0
186 @ link register save eliminated.
2025-01-28 19:01:22 +01:00
181:Src/stm32g4xx_it.c **** /* USER CODE BEGIN PendSV_IRQn 0 */
182:Src/stm32g4xx_it.c ****
183:Src/stm32g4xx_it.c **** /* USER CODE END PendSV_IRQn 0 */
184:Src/stm32g4xx_it.c **** /* USER CODE BEGIN PendSV_IRQn 1 */
185:Src/stm32g4xx_it.c ****
186:Src/stm32g4xx_it.c **** /* USER CODE END PendSV_IRQn 1 */
187:Src/stm32g4xx_it.c **** }
187 .loc 1 187 1 view .LVU25
2023-07-02 17:09:41 +02:00
188 0000 7047 bx lr
189 .cfi_endproc
190 .LFE336:
192 .section .text.SysTick_Handler,"ax",%progbits
193 .align 1
194 .global SysTick_Handler
195 .syntax unified
196 .thumb
197 .thumb_func
199 SysTick_Handler:
200 .LFB337:
2025-01-28 19:01:22 +01:00
188:Src/stm32g4xx_it.c ****
189:Src/stm32g4xx_it.c **** /**
190:Src/stm32g4xx_it.c **** * @brief This function handles System tick timer.
191:Src/stm32g4xx_it.c **** */
192:Src/stm32g4xx_it.c **** void SysTick_Handler(void)
193:Src/stm32g4xx_it.c **** {
201 .loc 1 193 1 view -0
2023-07-02 17:09:41 +02:00
202 .cfi_startproc
203 @ args = 0, pretend = 0, frame = 0
204 @ frame_needed = 0, uses_anonymous_args = 0
205 0000 08B5 push {r3, lr}
206 .LCFI0:
207 .cfi_def_cfa_offset 8
208 .cfi_offset 3, -8
209 .cfi_offset 14, -4
2025-01-28 19:01:22 +01:00
194:Src/stm32g4xx_it.c **** /* USER CODE BEGIN SysTick_IRQn 0 */
195:Src/stm32g4xx_it.c ****
196:Src/stm32g4xx_it.c **** /* USER CODE END SysTick_IRQn 0 */
197:Src/stm32g4xx_it.c **** HAL_IncTick();
210 .loc 1 197 3 view .LVU27
2023-07-02 17:09:41 +02:00
211 0002 FFF7FEFF bl HAL_IncTick
212 .LVL0:
2025-01-28 19:01:22 +01:00
198:Src/stm32g4xx_it.c **** /* USER CODE BEGIN SysTick_IRQn 1 */
199:Src/stm32g4xx_it.c ****
ARM GAS /tmp/ccubHFn3.s page 8
200:Src/stm32g4xx_it.c **** /* USER CODE END SysTick_IRQn 1 */
201:Src/stm32g4xx_it.c **** }
213 .loc 1 201 1 is_stmt 0 view .LVU28
2023-07-02 17:09:41 +02:00
214 0006 08BD pop {r3, pc}
215 .cfi_endproc
216 .LFE337:
2025-01-28 19:01:22 +01:00
218 .section .text.DMA1_Channel2_IRQHandler,"ax",%progbits
2023-07-02 17:09:41 +02:00
219 .align 1
2025-01-28 19:01:22 +01:00
220 .global DMA1_Channel2_IRQHandler
2023-07-02 17:09:41 +02:00
221 .syntax unified
222 .thumb
223 .thumb_func
2025-01-28 19:01:22 +01:00
225 DMA1_Channel2_IRQHandler:
2023-07-02 17:09:41 +02:00
226 .LFB338:
2025-01-28 19:01:22 +01:00
202:Src/stm32g4xx_it.c ****
203:Src/stm32g4xx_it.c **** /******************************************************************************/
204:Src/stm32g4xx_it.c **** /* STM32G4xx Peripheral Interrupt Handlers */
205:Src/stm32g4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals. */
206:Src/stm32g4xx_it.c **** /* For the available peripheral interrupt handler names, */
207:Src/stm32g4xx_it.c **** /* please refer to the startup file (startup_stm32g4xx.s). */
208:Src/stm32g4xx_it.c **** /******************************************************************************/
209:Src/stm32g4xx_it.c ****
210:Src/stm32g4xx_it.c **** /**
211:Src/stm32g4xx_it.c **** * @brief This function handles DMA1 channel2 global interrupt.
212:Src/stm32g4xx_it.c **** */
213:Src/stm32g4xx_it.c **** void DMA1_Channel2_IRQHandler(void)
214:Src/stm32g4xx_it.c **** {
227 .loc 1 214 1 is_stmt 1 view -0
2023-07-02 17:09:41 +02:00
228 .cfi_startproc
229 @ args = 0, pretend = 0, frame = 0
230 @ frame_needed = 0, uses_anonymous_args = 0
231 0000 08B5 push {r3, lr}
232 .LCFI1:
233 .cfi_def_cfa_offset 8
234 .cfi_offset 3, -8
235 .cfi_offset 14, -4
2025-01-28 19:01:22 +01:00
215:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
216:Src/stm32g4xx_it.c ****
217:Src/stm32g4xx_it.c **** /* USER CODE END DMA1_Channel2_IRQn 0 */
218:Src/stm32g4xx_it.c **** HAL_DMA_IRQHandler(&hdma_adc2);
236 .loc 1 218 3 view .LVU30
2023-07-02 17:09:41 +02:00
237 0002 0248 ldr r0, .L18
2025-01-28 19:01:22 +01:00
238 0004 FFF7FEFF bl HAL_DMA_IRQHandler
2023-07-02 17:09:41 +02:00
239 .LVL1:
2025-01-28 19:01:22 +01:00
219:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
220:Src/stm32g4xx_it.c ****
221:Src/stm32g4xx_it.c **** /* USER CODE END DMA1_Channel2_IRQn 1 */
222:Src/stm32g4xx_it.c **** }
240 .loc 1 222 1 is_stmt 0 view .LVU31
2023-07-02 17:09:41 +02:00
241 0008 08BD pop {r3, pc}
242 .L19:
243 000a 00BF .align 2
244 .L18:
2025-01-28 19:01:22 +01:00
245 000c 00000000 .word hdma_adc2
2023-07-02 17:09:41 +02:00
246 .cfi_endproc
247 .LFE338:
2025-01-28 19:01:22 +01:00
249 .section .text.DMA1_Channel3_IRQHandler,"ax",%progbits
ARM GAS /tmp/ccubHFn3.s page 9
2023-07-02 17:09:41 +02:00
250 .align 1
2025-01-28 19:01:22 +01:00
251 .global DMA1_Channel3_IRQHandler
2023-07-02 17:09:41 +02:00
252 .syntax unified
253 .thumb
254 .thumb_func
2025-01-28 19:01:22 +01:00
256 DMA1_Channel3_IRQHandler:
2023-07-02 17:09:41 +02:00
257 .LFB339:
2025-01-28 19:01:22 +01:00
223:Src/stm32g4xx_it.c ****
224:Src/stm32g4xx_it.c **** /**
225:Src/stm32g4xx_it.c **** * @brief This function handles DMA1 channel3 global interrupt.
226:Src/stm32g4xx_it.c **** */
227:Src/stm32g4xx_it.c **** void DMA1_Channel3_IRQHandler(void)
228:Src/stm32g4xx_it.c **** {
258 .loc 1 228 1 is_stmt 1 view -0
2023-07-02 17:09:41 +02:00
259 .cfi_startproc
260 @ args = 0, pretend = 0, frame = 0
261 @ frame_needed = 0, uses_anonymous_args = 0
262 0000 08B5 push {r3, lr}
263 .LCFI2:
264 .cfi_def_cfa_offset 8
265 .cfi_offset 3, -8
266 .cfi_offset 14, -4
2025-01-28 19:01:22 +01:00
229:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
230:Src/stm32g4xx_it.c ****
231:Src/stm32g4xx_it.c **** /* USER CODE END DMA1_Channel3_IRQn 0 */
232:Src/stm32g4xx_it.c **** HAL_DMA_IRQHandler(&hdma_usart1_rx);
267 .loc 1 232 3 view .LVU33
2023-07-02 17:09:41 +02:00
268 0002 0248 ldr r0, .L22
2025-01-28 19:01:22 +01:00
269 0004 FFF7FEFF bl HAL_DMA_IRQHandler
2023-07-02 17:09:41 +02:00
270 .LVL2:
2025-01-28 19:01:22 +01:00
233:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
234:Src/stm32g4xx_it.c ****
235:Src/stm32g4xx_it.c **** /* USER CODE END DMA1_Channel3_IRQn 1 */
236:Src/stm32g4xx_it.c **** }
271 .loc 1 236 1 is_stmt 0 view .LVU34
2023-07-02 17:09:41 +02:00
272 0008 08BD pop {r3, pc}
273 .L23:
274 000a 00BF .align 2
275 .L22:
2025-01-28 19:01:22 +01:00
276 000c 00000000 .word hdma_usart1_rx
2023-07-02 17:09:41 +02:00
277 .cfi_endproc
278 .LFE339:
2025-01-28 19:01:22 +01:00
280 .section .text.DMA1_Channel4_IRQHandler,"ax",%progbits
281 .align 1
282 .global DMA1_Channel4_IRQHandler
283 .syntax unified
284 .thumb
285 .thumb_func
287 DMA1_Channel4_IRQHandler:
288 .LFB340:
237:Src/stm32g4xx_it.c ****
238:Src/stm32g4xx_it.c **** /**
239:Src/stm32g4xx_it.c **** * @brief This function handles DMA1 channel4 global interrupt.
240:Src/stm32g4xx_it.c **** */
241:Src/stm32g4xx_it.c **** void DMA1_Channel4_IRQHandler(void)
242:Src/stm32g4xx_it.c **** {
289 .loc 1 242 1 is_stmt 1 view -0
ARM GAS /tmp/ccubHFn3.s page 10
290 .cfi_startproc
291 @ args = 0, pretend = 0, frame = 0
292 @ frame_needed = 0, uses_anonymous_args = 0
293 0000 08B5 push {r3, lr}
294 .LCFI3:
295 .cfi_def_cfa_offset 8
296 .cfi_offset 3, -8
297 .cfi_offset 14, -4
243:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
244:Src/stm32g4xx_it.c ****
245:Src/stm32g4xx_it.c **** /* USER CODE END DMA1_Channel4_IRQn 0 */
246:Src/stm32g4xx_it.c **** HAL_DMA_IRQHandler(&hdma_usart1_tx);
298 .loc 1 246 3 view .LVU36
299 0002 0248 ldr r0, .L26
300 0004 FFF7FEFF bl HAL_DMA_IRQHandler
301 .LVL3:
247:Src/stm32g4xx_it.c **** /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
248:Src/stm32g4xx_it.c ****
249:Src/stm32g4xx_it.c **** /* USER CODE END DMA1_Channel4_IRQn 1 */
250:Src/stm32g4xx_it.c **** }
302 .loc 1 250 1 is_stmt 0 view .LVU37
303 0008 08BD pop {r3, pc}
304 .L27:
305 000a 00BF .align 2
306 .L26:
307 000c 00000000 .word hdma_usart1_tx
308 .cfi_endproc
309 .LFE340:
311 .section .text.ADC1_2_IRQHandler,"ax",%progbits
312 .align 1
313 .global ADC1_2_IRQHandler
314 .syntax unified
315 .thumb
316 .thumb_func
318 ADC1_2_IRQHandler:
319 .LFB341:
251:Src/stm32g4xx_it.c ****
252:Src/stm32g4xx_it.c **** /**
253:Src/stm32g4xx_it.c **** * @brief This function handles ADC1 and ADC2 global interrupt.
254:Src/stm32g4xx_it.c **** */
255:Src/stm32g4xx_it.c **** void ADC1_2_IRQHandler(void)
256:Src/stm32g4xx_it.c **** {
320 .loc 1 256 1 is_stmt 1 view -0
321 .cfi_startproc
322 @ args = 0, pretend = 0, frame = 0
323 @ frame_needed = 0, uses_anonymous_args = 0
324 0000 08B5 push {r3, lr}
325 .LCFI4:
326 .cfi_def_cfa_offset 8
327 .cfi_offset 3, -8
328 .cfi_offset 14, -4
257:Src/stm32g4xx_it.c **** /* USER CODE BEGIN ADC1_2_IRQn 0 */
258:Src/stm32g4xx_it.c ****
259:Src/stm32g4xx_it.c **** /* USER CODE END ADC1_2_IRQn 0 */
260:Src/stm32g4xx_it.c **** HAL_ADC_IRQHandler(&hadc1);
329 .loc 1 260 3 view .LVU39
330 0002 0348 ldr r0, .L30
ARM GAS /tmp/ccubHFn3.s page 11
331 0004 FFF7FEFF bl HAL_ADC_IRQHandler
332 .LVL4:
261:Src/stm32g4xx_it.c **** HAL_ADC_IRQHandler(&hadc2);
333 .loc 1 261 3 view .LVU40
334 0008 0248 ldr r0, .L30+4
335 000a FFF7FEFF bl HAL_ADC_IRQHandler
336 .LVL5:
262:Src/stm32g4xx_it.c **** /* USER CODE BEGIN ADC1_2_IRQn 1 */
263:Src/stm32g4xx_it.c ****
264:Src/stm32g4xx_it.c **** /* USER CODE END ADC1_2_IRQn 1 */
265:Src/stm32g4xx_it.c **** }
337 .loc 1 265 1 is_stmt 0 view .LVU41
338 000e 08BD pop {r3, pc}
339 .L31:
340 .align 2
341 .L30:
342 0010 00000000 .word hadc1
343 0014 00000000 .word hadc2
344 .cfi_endproc
345 .LFE341:
347 .section .text.TIM2_IRQHandler,"ax",%progbits
348 .align 1
349 .global TIM2_IRQHandler
350 .syntax unified
351 .thumb
352 .thumb_func
354 TIM2_IRQHandler:
355 .LFB342:
266:Src/stm32g4xx_it.c ****
267:Src/stm32g4xx_it.c **** /**
268:Src/stm32g4xx_it.c **** * @brief This function handles TIM2 global interrupt.
269:Src/stm32g4xx_it.c **** */
270:Src/stm32g4xx_it.c **** void TIM2_IRQHandler(void)
271:Src/stm32g4xx_it.c **** {
356 .loc 1 271 1 is_stmt 1 view -0
357 .cfi_startproc
358 @ args = 0, pretend = 0, frame = 0
359 @ frame_needed = 0, uses_anonymous_args = 0
360 0000 10B5 push {r4, lr}
361 .LCFI5:
362 .cfi_def_cfa_offset 8
363 .cfi_offset 4, -8
364 .cfi_offset 14, -4
272:Src/stm32g4xx_it.c **** /* USER CODE BEGIN TIM2_IRQn 0 */
273:Src/stm32g4xx_it.c ****
274:Src/stm32g4xx_it.c **** /* USER CODE END TIM2_IRQn 0 */
275:Src/stm32g4xx_it.c **** HAL_TIM_IRQHandler(&htim2);
365 .loc 1 275 3 view .LVU43
366 0002 0848 ldr r0, .L34
367 0004 FFF7FEFF bl HAL_TIM_IRQHandler
368 .LVL6:
276:Src/stm32g4xx_it.c **** /* USER CODE BEGIN TIM2_IRQn 1 */
277:Src/stm32g4xx_it.c **** uint16_t adc_val;
369 .loc 1 277 2 view .LVU44
278:Src/stm32g4xx_it.c **** adc_val = HAL_ADC_GetValue(&hadc1);
370 .loc 1 278 2 view .LVU45
371 .loc 1 278 12 is_stmt 0 view .LVU46
ARM GAS /tmp/ccubHFn3.s page 12
372 0008 0748 ldr r0, .L34+4
373 000a FFF7FEFF bl HAL_ADC_GetValue
374 .LVL7:
279:Src/stm32g4xx_it.c **** vu_value = vu_meter(adc_val);
375 .loc 1 279 2 is_stmt 1 view .LVU47
376 000e 84B2 uxth r4, r0
377 .loc 1 279 13 is_stmt 0 view .LVU48
378 0010 2046 mov r0, r4
379 .loc 1 279 13 view .LVU49
380 0012 FFF7FEFF bl vu_meter
381 .LVL8:
382 .loc 1 279 11 discriminator 1 view .LVU50
383 0016 054B ldr r3, .L34+8
384 0018 1870 strb r0, [r3]
280:Src/stm32g4xx_it.c **** TIM2->CCR1 = adc_val;
385 .loc 1 280 2 is_stmt 1 view .LVU51
386 .loc 1 280 13 is_stmt 0 view .LVU52
387 001a 4FF08043 mov r3, #1073741824
388 001e 5C63 str r4, [r3, #52]
281:Src/stm32g4xx_it.c **** TIM2->CCR2 = adc_val;
389 .loc 1 281 2 is_stmt 1 view .LVU53
390 .loc 1 281 13 is_stmt 0 view .LVU54
391 0020 9C63 str r4, [r3, #56]
282:Src/stm32g4xx_it.c **** /* USER CODE END TIM2_IRQn 1 */
283:Src/stm32g4xx_it.c **** }
392 .loc 1 283 1 view .LVU55
393 0022 10BD pop {r4, pc}
394 .LVL9:
395 .L35:
396 .loc 1 283 1 view .LVU56
397 .align 2
398 .L34:
399 0024 00000000 .word htim2
400 0028 00000000 .word hadc1
401 002c 00000000 .word vu_value
402 .cfi_endproc
403 .LFE342:
405 .section .text.TIM3_IRQHandler,"ax",%progbits
406 .align 1
407 .global TIM3_IRQHandler
408 .syntax unified
409 .thumb
410 .thumb_func
412 TIM3_IRQHandler:
413 .LFB343:
284:Src/stm32g4xx_it.c ****
285:Src/stm32g4xx_it.c **** /**
286:Src/stm32g4xx_it.c **** * @brief This function handles TIM3 global interrupt.
287:Src/stm32g4xx_it.c **** */
288:Src/stm32g4xx_it.c **** void TIM3_IRQHandler(void)
289:Src/stm32g4xx_it.c **** {
414 .loc 1 289 1 is_stmt 1 view -0
415 .cfi_startproc
416 @ args = 0, pretend = 0, frame = 0
417 @ frame_needed = 0, uses_anonymous_args = 0
418 0000 08B5 push {r3, lr}
419 .LCFI6:
ARM GAS /tmp/ccubHFn3.s page 13
420 .cfi_def_cfa_offset 8
421 .cfi_offset 3, -8
422 .cfi_offset 14, -4
290:Src/stm32g4xx_it.c **** /* USER CODE BEGIN TIM3_IRQn 0 */
291:Src/stm32g4xx_it.c ****
292:Src/stm32g4xx_it.c **** /* USER CODE END TIM3_IRQn 0 */
293:Src/stm32g4xx_it.c **** HAL_TIM_IRQHandler(&htim3);
423 .loc 1 293 3 view .LVU58
424 0002 0348 ldr r0, .L38
425 0004 FFF7FEFF bl HAL_TIM_IRQHandler
426 .LVL10:
294:Src/stm32g4xx_it.c **** /* USER CODE BEGIN TIM3_IRQn 1 */
295:Src/stm32g4xx_it.c **** sys_tick = 1;
427 .loc 1 295 2 view .LVU59
428 .loc 1 295 11 is_stmt 0 view .LVU60
429 0008 024B ldr r3, .L38+4
430 000a 0122 movs r2, #1
431 000c 1A70 strb r2, [r3]
296:Src/stm32g4xx_it.c **** /* USER CODE END TIM3_IRQn 1 */
297:Src/stm32g4xx_it.c **** }
432 .loc 1 297 1 view .LVU61
433 000e 08BD pop {r3, pc}
434 .L39:
435 .align 2
436 .L38:
437 0010 00000000 .word htim3
438 0014 00000000 .word sys_tick
439 .cfi_endproc
440 .LFE343:
442 .section .text.USART1_IRQHandler,"ax",%progbits
443 .align 1
444 .global USART1_IRQHandler
445 .syntax unified
446 .thumb
447 .thumb_func
449 USART1_IRQHandler:
450 .LFB344:
298:Src/stm32g4xx_it.c ****
299:Src/stm32g4xx_it.c **** /**
300:Src/stm32g4xx_it.c **** * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI li
301:Src/stm32g4xx_it.c **** */
302:Src/stm32g4xx_it.c **** void USART1_IRQHandler(void)
303:Src/stm32g4xx_it.c **** {
451 .loc 1 303 1 is_stmt 1 view -0
452 .cfi_startproc
453 @ args = 0, pretend = 0, frame = 0
454 @ frame_needed = 0, uses_anonymous_args = 0
455 0000 08B5 push {r3, lr}
456 .LCFI7:
457 .cfi_def_cfa_offset 8
458 .cfi_offset 3, -8
459 .cfi_offset 14, -4
304:Src/stm32g4xx_it.c **** /* USER CODE BEGIN USART1_IRQn 0 */
305:Src/stm32g4xx_it.c ****
306:Src/stm32g4xx_it.c **** /* USER CODE END USART1_IRQn 0 */
307:Src/stm32g4xx_it.c **** HAL_UART_IRQHandler(&huart1);
460 .loc 1 307 3 view .LVU63
ARM GAS /tmp/ccubHFn3.s page 14
461 0002 0248 ldr r0, .L42
462 0004 FFF7FEFF bl HAL_UART_IRQHandler
463 .LVL11:
308:Src/stm32g4xx_it.c **** /* USER CODE BEGIN USART1_IRQn 1 */
309:Src/stm32g4xx_it.c ****
310:Src/stm32g4xx_it.c **** /* USER CODE END USART1_IRQn 1 */
311:Src/stm32g4xx_it.c **** }
464 .loc 1 311 1 is_stmt 0 view .LVU64
465 0008 08BD pop {r3, pc}
466 .L43:
467 000a 00BF .align 2
468 .L42:
469 000c 00000000 .word huart1
470 .cfi_endproc
471 .LFE344:
473 .text
474 .Letext0:
475 .file 2 "/home/fra/bin/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/mach
476 .file 3 "/home/fra/bin/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/
477 .file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
478 .file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
479 .file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
480 .file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
481 .file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
482 .file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
483 .file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
484 .file 11 "Inc/squeow.h"
485 .file 12 "Inc/squeow_ui.h"
486 .file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
ARM GAS /tmp/ccubHFn3.s page 15
2023-07-02 17:09:41 +02:00
DEFINED SYMBOLS
*ABS*:00000000 stm32g4xx_it.c
2025-01-28 19:01:22 +01:00
/tmp/ccubHFn3.s:21 .text.NMI_Handler:00000000 $t
/tmp/ccubHFn3.s:27 .text.NMI_Handler:00000000 NMI_Handler
/tmp/ccubHFn3.s:44 .text.HardFault_Handler:00000000 $t
/tmp/ccubHFn3.s:50 .text.HardFault_Handler:00000000 HardFault_Handler
/tmp/ccubHFn3.s:67 .text.MemManage_Handler:00000000 $t
/tmp/ccubHFn3.s:73 .text.MemManage_Handler:00000000 MemManage_Handler
/tmp/ccubHFn3.s:90 .text.BusFault_Handler:00000000 $t
/tmp/ccubHFn3.s:96 .text.BusFault_Handler:00000000 BusFault_Handler
/tmp/ccubHFn3.s:113 .text.UsageFault_Handler:00000000 $t
/tmp/ccubHFn3.s:119 .text.UsageFault_Handler:00000000 UsageFault_Handler
/tmp/ccubHFn3.s:136 .text.SVC_Handler:00000000 $t
/tmp/ccubHFn3.s:142 .text.SVC_Handler:00000000 SVC_Handler
/tmp/ccubHFn3.s:155 .text.DebugMon_Handler:00000000 $t
/tmp/ccubHFn3.s:161 .text.DebugMon_Handler:00000000 DebugMon_Handler
/tmp/ccubHFn3.s:174 .text.PendSV_Handler:00000000 $t
/tmp/ccubHFn3.s:180 .text.PendSV_Handler:00000000 PendSV_Handler
/tmp/ccubHFn3.s:193 .text.SysTick_Handler:00000000 $t
/tmp/ccubHFn3.s:199 .text.SysTick_Handler:00000000 SysTick_Handler
/tmp/ccubHFn3.s:219 .text.DMA1_Channel2_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:225 .text.DMA1_Channel2_IRQHandler:00000000 DMA1_Channel2_IRQHandler
/tmp/ccubHFn3.s:245 .text.DMA1_Channel2_IRQHandler:0000000c $d
/tmp/ccubHFn3.s:250 .text.DMA1_Channel3_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:256 .text.DMA1_Channel3_IRQHandler:00000000 DMA1_Channel3_IRQHandler
/tmp/ccubHFn3.s:276 .text.DMA1_Channel3_IRQHandler:0000000c $d
/tmp/ccubHFn3.s:281 .text.DMA1_Channel4_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:287 .text.DMA1_Channel4_IRQHandler:00000000 DMA1_Channel4_IRQHandler
/tmp/ccubHFn3.s:307 .text.DMA1_Channel4_IRQHandler:0000000c $d
/tmp/ccubHFn3.s:312 .text.ADC1_2_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:318 .text.ADC1_2_IRQHandler:00000000 ADC1_2_IRQHandler
/tmp/ccubHFn3.s:342 .text.ADC1_2_IRQHandler:00000010 $d
/tmp/ccubHFn3.s:348 .text.TIM2_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:354 .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
/tmp/ccubHFn3.s:399 .text.TIM2_IRQHandler:00000024 $d
/tmp/ccubHFn3.s:406 .text.TIM3_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:412 .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
/tmp/ccubHFn3.s:437 .text.TIM3_IRQHandler:00000010 $d
/tmp/ccubHFn3.s:443 .text.USART1_IRQHandler:00000000 $t
/tmp/ccubHFn3.s:449 .text.USART1_IRQHandler:00000000 USART1_IRQHandler
/tmp/ccubHFn3.s:469 .text.USART1_IRQHandler:0000000c $d
2023-07-02 17:09:41 +02:00
UNDEFINED SYMBOLS
HAL_IncTick
2025-01-28 19:01:22 +01:00
HAL_DMA_IRQHandler
hdma_adc2
hdma_usart1_rx
hdma_usart1_tx
HAL_ADC_IRQHandler
hadc1
hadc2
2023-07-02 17:09:41 +02:00
HAL_TIM_IRQHandler
2025-01-28 19:01:22 +01:00
HAL_ADC_GetValue
vu_meter
htim2
vu_value
2023-07-02 17:09:41 +02:00
htim3
2025-01-28 19:01:22 +01:00
ARM GAS /tmp/ccubHFn3.s page 16
sys_tick
HAL_UART_IRQHandler
huart1