2025-01-28 19:01:22 +01:00
|
|
|
|
ELF ( <00>H 4 ( / . <00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>pGpGpG<08><><EFBFBD><EFBFBD><EFBFBD><08><08>H<><48><EFBFBD><EFBFBD><08> <00> <08>H<><48><EFBFBD><EFBFBD><08> <00> <08>H<><48><EFBFBD><EFBFBD><08> <00> <08>H<><48><EFBFBD><EFBFBD>H<><48><EFBFBD><EFBFBD><08> <10>H<><48><EFBFBD><EFBFBD>H<><48><EFBFBD><EFBFBD><EFBFBD><EFBFBD> F<><46><EFBFBD><EFBFBD>KpO<70><4F>C\c<>c<10> <08>H<><48><EFBFBD><EFBFBD>K"p<08> <08>H<><48><EFBFBD><EFBFBD><08> <00> ] <0C> <00> S . +< <08> 1 9V <07>
<05> Op <07> <07> int # _ 0 <05>
|
|
|
|
|
|
$J <06> <03>
0d <06> <07> <00> <08> <09><04> 4
|
|
|
|
|
|
ISR <04><11> #
|
|
|
|
|
|
IER <04><11> #
|
|
|
|
|
|
CR <04><11> # 5 <04><11> # A <04><11> # U <04><11> # [ <04><11> # <0B> <04><11> #
|
|
|
|
|
|
TR1 <04><11> #
|
|
|
|
|
|
TR2 <04><11> #$
|
|
|
|
|
|
TR3 <04><11> #( b <04><11> #, ; <04><11> #0 @ <04><11> #4 E <04><11> #8 J <04><11> #<
|
|
|
|
|
|
DR <04><11> #@ <0B> <04><11> #D <0B> <04><11> #H <0B> <04><11> #L <0B> <04>4 #P <0B> <04><11> #` <0B> <04><11> #d <0B> <04><11> #h <0B> <04><11> #l <0B> <04>4 #p <0B> <04><11> #<23> <0B> <04><11> #<23> <0B> <04><11> #<23> <0B> <04><11> #<23> <04>4 #<23> <0B> <04><11> #<23> <0B> <04><11> #<23> <04><11> #<23> <04><11> #<23> <0B> <04><11> #<23> ) <04><11> #<23> 4
|
|
|
|
|
|
<04><11> #<23> }
<04><11> #<23> <07> D <08> <03> <04><03> g <09>
CCR i<11> # <0E> j<11> #N k<11> #i l<11> # <0F> mP o <09>
ISR q<11> # <0E> r<11> # ( s<03> y <09>
CCR {<13> # <0F> |<02> ~ 3
CSR <04><13> #
CFR <04><13> # 2
<04> <04> [ O <04><13> # <0F> <04>@ <04> <09> <0E> <04><13> # 0 <04><13> # <0F> <04>h <10><04> <09>
CR1 <04><11> #
CR2 <04><11> #<0E>
|
|
|
|
|
|
<04><11> #<0E> <04><11> #
SR <04><11> #
EGR <04><11> #<0E> <04><11> #<0E> <04><11> # ?
|
|
|
|
|
|
<04><11> #
CNT <04><11> #$
PSC <04><11> #(
ARR <11> #,
RCR <11> #0 <11> #4 <11> #8 <11> #< <11> #@x
<11> #D$ <11> #H) <11> #L<0E> <11> #Pv
|
|
|
|
|
|
<11> #T
ECR <11> #X<0E> <11> #\
AF1
<11> #`
AF2 <11> #d
OR <11> #h<0E> <11> #l
DCR <11> #<23><0E> <11> #<23> <07> <00> <08> <00> <0F> <03> 0 t
CR1 <11> #
CR2 <11> #
CR3 <11> #
BRR <11> # h <11> #f <11> #
RQR <11> #
ISR !<11> #
ICR "<11> #
RDR #<11> #$
TDR $<11> #(N %<11> #, 9 &<03> < <05><01> U y <03> <05><03> o < 2<01> l
|
|
|
|
|
|
<12>
! 5<03> . X <0B> 0 <0C> # 3 <0C> # <0B> 7 <0C> # $ : <0C> # ; = <0C> # @ <0C> # <0B> C <0C> # <0B> H <0C> # <03> J<03> < P<01> <12> <12>
S <12> d Ud <06> <13> `q<10> G s<1B> # <0B> uX # T w<19> #$ P
|
|
|
|
|
|
y <1E> #% b {<1A> #( <0B>
|
|
|
|
|
|
} <0B> #,
<0B> #0 ] <07> <0B> #4 <0B> <07> <0B> #8 <07><1A> #< <0B> <07><1B> #@ 4 <07><1A> #D <0B> <07>%<25> #H <07>%<25> #L ! <07>$<24> #P <0B> <07>%<25> #T <0B> <07>%<25> #X E <07>$<24> #\ <04> <01> <17> <04> <04> <04> <04> 3 [ <04> y
|
|
|
|
|
|
<07><03> 1 H
|
|
|
|
|
|
<0B>
|
|
|
|
|
|
3 <0C> # <0B>
6 <0C> # T 9 <0C> # <0B> < <0C> # P E
|
|
|
|
|
|
PZ l <0B> \ <0C> # 6 m <0C> # <0B> p <0C> # " t <0C> # A <08> <0C> # f <08> <0C> # <0B> <08><13> # <0B> <08><13> # ` <08> <0C> # <0B> <08><13> # G <08> <0C> #$ / <08> <0C> #( <0B> <08> <0C> #, <0B>
|
|
|
|
|
|
<08> <0C> #0 <0B> <08><13> #4 <08> <0C> #8 <0B>
|
|
|
|
|
|
<08><13> #< W <08>H
|
|
|
|
|
|
#@ a <08>T
|
|
|
|
|
|
<08> <09> <08> <0C> # : <08> <0C> # <0F> <08>x l<08> + G <08>"+ # <0E> <08>!l #<0E> <08>"1 #TT <08>!<21> #XP
|
|
|
|
|
|
<08>!<21> #\ <08>!<21> #`O
<08>!<21> #d D <04> <0F> <03> 7 <04> . <09> <0B> 0 <0C> # D
|
|
|
|
|
|
4 <0C> # <0B> 7 <0C> # <0B> > <0C> # { A <0C> # <0B> L <0C> # <03> NO < ;<01> 3 s " V
|
|
|
|
|
|
<12> 9 A<03> <06> < G!
<12> <12> p ; K<03> !
< QU
r <12>
|
|
|
|
|
|
|
|
|
|
|
|
U3
U
< [<01>
l <12> <12> <12> <12> < m <0F> cg
L k I G n'I # <0E> o&<26> #1 p&<26>
# q'O # T s&<26> #<P
|
|
|
|
|
|
t&<26> #=n u&o #># v&<26> #DG w&b
#H <04> 1 _ <08> .
o <08> _ .
<00> <08> t
<09><03>
$
|
|
|
|
|
|
. ' <0B>
|
|
|
|
|
|
0 <0C> # G
|
|
|
|
|
|
B <0C> #
|
|
|
|
|
|
E <0C> # {
|
|
|
|
|
|
H <0C> # <0B>
|
|
|
|
|
|
O <0C> # h
|
|
|
|
|
|
R <0C> # 8
|
|
|
|
|
|
V <0C> # <0B>
|
|
|
|
|
|
Z <0C> # <0B>
|
|
|
|
|
|
^ <0C> # +
|
|
|
|
|
|
a<03> (
|
|
|
|
|
|
f <09> <0B>
|
|
|
|
|
|
h <0C> # <0B>
|
|
|
|
|
|
m <0C> # <0B>
|
|
|
|
|
|
p <0C> #
|
|
|
|
|
|
s <0C> # g
|
|
|
|
|
|
w <0C> #
|
|
|
|
|
|
z <0C> # <0B>
|
|
|
|
|
|
} <0C> # @
|
|
|
|
|
|
<EFBFBD> <0C> # <0B>
|
|
|
|
|
|
<EFBFBD> <0C> #
|
|
|
|
|
|
<EFBFBD> <0C> #$ <03>
|
|
|
|
|
|
<EFBFBD>3
|
|
|
|
|
|
<EFBFBD><12> <06> <03>
|
|
|
|
|
|
<EFBFBD><12> <06>
|
|
|
|
|
|
<EFBFBD><12> <00>
|
|
|
|
|
|
<EFBFBD><10> G
|
|
|
|
|
|
<EFBFBD> <1D> # <0B>
|
|
|
|
|
|
<EFBFBD> ' # Y
|
|
|
|
|
|
<EFBFBD> <1E> #( <0B>
|
|
|
|
|
|
<EFBFBD> <1D> #P <0B>
|
|
|
|
|
|
<EFBFBD> <1C> #T #
|
|
|
|
|
|
<EFBFBD> <1C> #V <0B>
|
|
|
|
|
|
<EFBFBD> I #X k
|
|
|
|
|
|
<EFBFBD> <1C> #\ <0B>
|
|
|
|
|
|
<EFBFBD> <1C> #^ }
|
|
|
|
|
|
<EFBFBD> <1C> #` <0B>
|
|
|
|
|
|
<EFBFBD> <1C> #d <0B>
|
|
|
|
|
|
|
|
|
|
|
|
<EFBFBD> <1C> #h z
|
|
|
|
|
|
<EFBFBD> <1C> #j <0B>
|
|
|
|
|
|
<EFBFBD> <1F> #l ,
|
|
|
|
|
|
<EFBFBD>$
#p 8
|
|
|
|
|
|
<EFBFBD>
|
|
|
|
|
|
<EFBFBD> #t W
|
|
|
|
|
|
<EFBFBD>
|
|
|
|
|
|
<EFBFBD> #x
|
|
|
|
|
|
1 #|
|
|
|
|
|
|
1 #<23>T
|
|
|
|
|
|
<1D> #<23>[
|
|
|
|
|
|
!<21> #<23><0E>
|
|
|
|
|
|
|
|
|
|
|
|
!<21> #<23>
|
|
|
|
|
|
!<21> #<23> t <04> <01> <17> <04>
|
|
|
|
|
|
! <19> <10> { <1B> a ,
97 " :7 <19>
<17> 1 <<1A> ?<1A> # @<1A> <19> A<1A> B<1A> <01>
|
|
|
|
|
|
|
|
|
|
|
|
r^ ^ <04> q
<0A> y <01> <08><01> <01> <17> D l <09> <01> <17> <04> <01> <08><01> <17> 7 <01> <01> 1 <01>
O . H <01>
? <00> + 0 @ <01> !O <0B> f ` q
<0A> <01> <00> y " d #Pt $R <01> <00> <01> <00> <00> $ <01> <00> <01> <00> $d <01> <00> <00> $_
<01> <00> E <00> $<01> <01> j <00> %<01> <01> } %<01> <01> } % <01> } %<01> <01> } %> { } %<01> l } %<01> ] } %<01> N } % UR $ > : ; 9 I $ > & I 5 I I ! I/ : ; 9
|
|
|
|
|
|
: ; 9 I8
|
|
|
|
|
|
: ; 9 I8
|
|
|
|
|
|
: ;9
: ;9 I8
|
|
|
|
|
|
: ;9 I8
|
|
|
|
|
|
: ;9 I : ;9 > I: ; 9 ( : ; 9 I ' I > I: ;9 4 : ; 9 I? < .? : ;9 ' < .? : ;9 I< .? : ;9 ' I< . ? : ;9 ' < .? : ;9 ' @<06>B <20><> 1 !4 : ;9 I<06>B "<22><>1 #<23><>
|
|
|
|
|
|
<EFBFBD>B
|
|
|
|
|
|
$.? : ; 9 ' @<06>B %. ? : ; 9 ' @
|
|
|
|
|
|
<EFBFBD>B } } } } } 0 } P $ T$ 0 s8<06> } } } } } } } } } } <00> 0 0 <00> <01>
Src /home/fra/bin/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine /home/fra/bin/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys Drivers/CMSIS/Device/ST/STM32G4xx/Include Drivers/STM32G4xx_HAL_Driver/Inc Inc stm32g4xx_it.c _default_types.h _stdint.h stm32g431xx.h stm32g4xx.h stm32g4xx_hal_def.h stm32g4xx_hal_dma.h stm32g4xx_hal_adc.h stm32g4xx_hal_tim.h stm32g4xx_hal_uart.h squeow.h squeow_ui.h stm32g4xx_hal.h <03> <03> <03> <03> <03> <03> <03> <03> <03>$2 <03>$@ <03>$@ <03>$@ <03>$=@ <03>$> =
./
=
" <03>$> > <03>$@ DMA1_Channel4_IRQHandler Direction ChannelNState hdma_adc2 SQR1 SQR2 SQR3 SQR4 RGCR Lock AdvancedInit RTOR RxXferSize DTR2 huart1 OneBitSampling DMAMUX_RequestGenStatus_TypeDef HAL_TIM_CHANNEL_STATE_RESET CNDTR LowPowerAutoWait AdvFeatureInit DMAR hdma_usart1_rx StopBits CCR1 CCR2 CCR3 CCR4 CCR5 CCR6 __uint8_t OverSampling DMAmuxRequestGenStatusMask NbrOfConversion HAL_TIM_CHANNEL_STATE_BUSY DMAMUX_Channel_TypeDef HAL_TIM_STATE_ERROR long int PendSV_Handler DebugMon_Handler TIM_Base_InitTypeDef Priority pRxBuffPtr ErrorCode hdma_usart1_tx HAL_LockTypeDef Channel HAL_TIM_StateTypeDef CPAR signed char uint8_t Swap HAL_TIM_IRQHandler DMAmuxChannelStatus UART_AdvFeatureInitTypeDef TIM_TypeDef RESERVED0 RESERVED1 unsigned char RESERVED3 RESERVED4 RESERVED5 RESERVED6 RESERVED7 RESERVED8 RESERVED9 hadc2 DMA_TypeDef ChannelIndex ScanConvMode PRESC TriggeredMode RESERVED2 HAL_TIM_ACTIVE_CHANNEL_1 HAL_TIM_ACTIVE_CHANNEL_2 HAL_TIM_ACTIVE_CHANNEL_3 HAL_TIM_ACTIVE_CHANNEL_4 HAL_TIM_ACTIVE_CHANNEL_5 CCMR1 CCMR2 CCMR3 IFCR __uint16_t hdmarx OverrunDisable DMAmuxChannelStatusMask USART_TypeDef WordLength ADC1_2_IRQHandler DMA1_Channel3_IRQHandler Mask DMAMUX_RequestGen_TypeDef Prescaler PeriphInc AWD2CR XferAbortCallback ADC_TypeDef /home/fra/Documenti/tech/sviluppo/telecom/radio/squeow/squeow_sw hdmatx hdma HAL_TIM_STATE_BUSY CFGR ChannelCount Instance ADC_OversamplingTypeDef HwFlowCtl HAL_DMA_BURST_STATE_RESET DIFSEL DiscontinuousConvMode long unsigned int DMAmuxChannel HAL_TIM_CHANNEL_STATE_READY DMAmuxRequestGen DIER HAL_ADC_IRQHandler DataInvert MSBFirst GainCompensation HAL_TIM_STATE_RESET DMABurstState SMPR1 SMPR2 ADC_InitTypeDef vu_meter NbTxDataToProcess DMADisableonRxError TISEL sys_tick DMA_Handle AutoBaudRateMode Src/stm32g4xx_it.c RxXferCount DMAmuxRequestGenStatus MemDataAlignment __uint32_t long long int TIM2_IRQHandler PeriphDataAlignment USART1_IRQHandler double GTPR HAL_TIM_ACTIVE_CHANNEL_CLEARED FifoMode ExternalTrigConvEdge ContinuousConvMode DmaBaseAddress AWD3CR AutoReloadPreload RGSR ReceptionType HAL_DMA_STATE_TIMEOUT __UART_HandleTypeDef unsigned int RGCFR Resolution CFGR2 NbrOfDiscConversion gState Parent CMAR ChannelState Parity HAL_DMA_STATE_RESET HardFault_Handler HAL_IncTick Init DMAContinuousRequests HAL_DMA_IRQHandler HAL_UART_RxTypeTypeDef pTxBuffPtr ContextQueue UART_HandleTypeDef MemInc UART_InitTypeDef HAL_TIM_ACTIVE_CHANNEL_6 DISABLE XferErrorCallback long double RepetitionCounter Mode HAL_TIM_ActiveChannel DMA_Channel_TypeDef NMI_Handler TxXferSize FunctionalSt
|
2023-07-02 17:09:41 +02:00
|
|
|
|
" <00><>
|
|
|
|
|
|
|
2025-01-28 19:01:22 +01:00
|
|
|
|
$ ! # % ' ) ( + " 4 F W j v
|
|
|
|
|
|
<00> <00> <00> <00> <00> <00> <00> ) 8 J ] c i 0 y <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> stm32g4xx_it.c $t $d NMI_Handler HardFault_Handler MemManage_Handler BusFault_Handler UsageFault_Handler SVC_Handler DebugMon_Handler PendSV_Handler SysTick_Handler HAL_IncTick DMA1_Channel2_IRQHandler HAL_DMA_IRQHandler hdma_adc2 DMA1_Channel3_IRQHandler hdma_usart1_rx DMA1_Channel4_IRQHandler hdma_usart1_tx ADC1_2_IRQHandler HAL_ADC_IRQHandler hadc1 hadc2 TIM2_IRQHandler HAL_TIM_IRQHandler HAL_ADC_GetValue vu_meter htim2 vu_value TIM3_IRQHandler htim3 sys_tick USART1_IRQHandler HAL_UART_IRQHandler huart1
|
|
|
|
|
|
?
|
|
|
|
|
|
A B
|
|
|
|
|
|
A D
|
|
|
|
|
|
A F
|
|
|
|
|
|
H
|
|
|
|
|
|
|
|
|
|
|
|
H I J
|
|
|
|
|
|
L
|
|
|
|
|
|
|
|
|
|
|
|
M
|
|
|
|
|
|
N $ O ( I , P
|
|
|
|
|
|
L R S
|
|
|
|
|
|
U V - 2 2 2 0 % 1 , 2 1 2 ? 2 F 2 K 2 Y 2 ` 2 e 2 s 2 z 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 * 2 9 2 H 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2
|
|
|
|
|
|
2 2 ( 2 7 2 F 2 U 2 d 2 t 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 $ 2 E 2 k 2 { 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 4 2 K 2 \ 2 s 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 + 2 { 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 Z 2 { 2 <00> 2 <00> 2 2 d 2 u 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2
2 2 + 2 : 2 I 2 Y 2 s 2 y 2 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 " 2 1 2 @ 2 O 2 ^ 2 m 2 | 2 <00> 2 <00> 2 <00> 2 <00> 2
|
|
|
|
|
|
2
|
|
|
|
|
|
2 *
|
|
|
|
|
|
2 9
|
|
|
|
|
|
2 I
|
|
|
|
|
|
2 ^
|
|
|
|
|
|
2 m
|
|
|
|
|
|
2 |
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 <00>
|
|
|
|
|
|
2 2 2 ! 2 0 2 ? 2 N 2 ] 2 m 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 8 2 Y 2 h 2 w 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2
2
2
2 "
2 C
2 I
2 O
2 V
2 w
2 }
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 <00>
2 2 2 ) 2 9 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 ( 2 = 2 L 2 [ 2 j 2 y 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 2 / 2 > 2 M 2 \ 2 k 2 z 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 2 / 2 @ 2 Q 2 b 2 s 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 2 2 2 - 2 ; 2 J 2 f 2 { 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> 2 <00> ) ) . ) 2 $ & ( & , . 6 & A 2 J # N # R . \ 2 h . l . r 2 <00> # <00> # <00> # <00> 2 <00> <00> <00> . <00> <00> <00> 2 <00> <00> <00> . <00> <00> 2
. " 2 * . 2 . < G 2 O S W . a l 2 t x <00> 2 <00> <00> <00> 2 <00> <00> <00> 2 <00>
<00>
<00> 2 <00> <00> <00> 2 <00> <00> <00> 2 <00> <00> 2 ) ) ) ) & $ & , & 0 & @ # D # L # P # f # j # q # u # | # <00> # <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> <00> " , ( 0
8 @ H P X ` h p x # <00> & <00> )
$
( , 0 4 8 < @ D H L P T X \ ` d h # l # p & t & x ) | ) 9 R k <00>
<00> <00> <00> <00> <00> ! : T # <00> & <00> ) 3 $ 3 ( 4 3 8 D 3 H T 3 X
d 3 h t 3 x <00> 3 <00> <00> 3 <00> <00> 3 <00> <00> 3 <00> <00> 3 <00> <00> 3 <00> 3 # $ 3 ( & < 3 @ ) .symtab .strtab .shstrtab .text .data .bss .text.NMI_Handler .text.HardFault_Handler .text.MemManage_Handler .text.BusFault_Handler .text.UsageFault_Handler .text.SVC_Handler .text.DebugMon_Handler .text.PendSV_Handler .rel.text.SysTick_Handler .rel.text.DMA1_Channel2_IRQHandler .rel.text.DMA1_Channel3_IRQHandler .rel.text.DMA1_Channel4_IRQHandler .rel.text.ADC1_2_IRQHandler .rel.text.TIM2_IRQHandler .rel.text.TIM3_IRQHandler .rel.text.USART1_IRQHandler .rel.debug_info .debug_abbrev .rel.debug_loc .rel.debug_aranges .rel.debug_ranges .rel.debug_line .debug_str .comment .rel.debug_frame .ARM.attributes 4 ! 4 ' 4 , 4 > 6 V 8 n : <00> < <00> > <00> @ <00> B <00> D <00> @ <00>6 , <00> L <00> @ <00>6 , \ @ <00>6 , @ l < @ <00>6 , c |
|
|
|
|
|
|
, <00> / <00> 6 2 <00> @ <00>A 0 , <00> h <00> <00> @ $C <00> , ! <00> @ <00>C , # ! <00> <00> @ <00>D <00> , % - 0 P 8 0 V- F E <00>- P A @ ,E , ) R p <00>. 4 / p - 6 <00>4 ,F b
|
