primo commit
This commit is contained in:
nzasch
570
squeow_sw/build/system_stm32g4xx.lst
Normal file
570
squeow_sw/build/system_stm32g4xx.lst
Normal file
@@ -0,0 +1,570 @@
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 1
|
||||
|
||||
|
||||
1 .cpu cortex-m4
|
||||
2 .arch armv7e-m
|
||||
3 .fpu fpv4-sp-d16
|
||||
4 .eabi_attribute 27, 1
|
||||
5 .eabi_attribute 28, 1
|
||||
6 .eabi_attribute 20, 1
|
||||
7 .eabi_attribute 21, 1
|
||||
8 .eabi_attribute 23, 3
|
||||
9 .eabi_attribute 24, 1
|
||||
10 .eabi_attribute 25, 1
|
||||
11 .eabi_attribute 26, 1
|
||||
12 .eabi_attribute 30, 1
|
||||
13 .eabi_attribute 34, 1
|
||||
14 .eabi_attribute 18, 4
|
||||
15 .file "system_stm32g4xx.c"
|
||||
16 .text
|
||||
17 .Ltext0:
|
||||
18 .cfi_sections .debug_frame
|
||||
19 .file 1 "Src/system_stm32g4xx.c"
|
||||
20 .section .text.SystemInit,"ax",%progbits
|
||||
21 .align 1
|
||||
22 .global SystemInit
|
||||
23 .syntax unified
|
||||
24 .thumb
|
||||
25 .thumb_func
|
||||
27 SystemInit:
|
||||
28 .LFB329:
|
||||
1:Src/system_stm32g4xx.c **** /**
|
||||
2:Src/system_stm32g4xx.c **** ******************************************************************************
|
||||
3:Src/system_stm32g4xx.c **** * @file system_stm32g4xx.c
|
||||
4:Src/system_stm32g4xx.c **** * @author MCD Application Team
|
||||
5:Src/system_stm32g4xx.c **** * @brief CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
|
||||
6:Src/system_stm32g4xx.c **** *
|
||||
7:Src/system_stm32g4xx.c **** * This file provides two functions and one global variable to be called from
|
||||
8:Src/system_stm32g4xx.c **** * user application:
|
||||
9:Src/system_stm32g4xx.c **** * - SystemInit(): This function is called at startup just after reset and
|
||||
10:Src/system_stm32g4xx.c **** * before branch to main program. This call is made inside
|
||||
11:Src/system_stm32g4xx.c **** * the "startup_stm32g4xx.s" file.
|
||||
12:Src/system_stm32g4xx.c **** *
|
||||
13:Src/system_stm32g4xx.c **** * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
|
||||
14:Src/system_stm32g4xx.c **** * by the user application to setup the SysTick
|
||||
15:Src/system_stm32g4xx.c **** * timer or configure other parameters.
|
||||
16:Src/system_stm32g4xx.c **** *
|
||||
17:Src/system_stm32g4xx.c **** * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
|
||||
18:Src/system_stm32g4xx.c **** * be called whenever the core clock is changed
|
||||
19:Src/system_stm32g4xx.c **** * during program execution.
|
||||
20:Src/system_stm32g4xx.c **** *
|
||||
21:Src/system_stm32g4xx.c **** * After each device reset the HSI (16 MHz) is used as system clock source.
|
||||
22:Src/system_stm32g4xx.c **** * Then SystemInit() function is called, in "startup_stm32g4xx.s" file, to
|
||||
23:Src/system_stm32g4xx.c **** * configure the system clock before to branch to main program.
|
||||
24:Src/system_stm32g4xx.c **** *
|
||||
25:Src/system_stm32g4xx.c **** * This file configures the system clock as follows:
|
||||
26:Src/system_stm32g4xx.c **** *=============================================================================
|
||||
27:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
28:Src/system_stm32g4xx.c **** * System Clock source | HSI
|
||||
29:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
30:Src/system_stm32g4xx.c **** * SYSCLK(Hz) | 16000000
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 2
|
||||
|
||||
|
||||
31:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
32:Src/system_stm32g4xx.c **** * HCLK(Hz) | 16000000
|
||||
33:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
34:Src/system_stm32g4xx.c **** * AHB Prescaler | 1
|
||||
35:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
36:Src/system_stm32g4xx.c **** * APB1 Prescaler | 1
|
||||
37:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
38:Src/system_stm32g4xx.c **** * APB2 Prescaler | 1
|
||||
39:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
40:Src/system_stm32g4xx.c **** * PLL_M | 1
|
||||
41:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
42:Src/system_stm32g4xx.c **** * PLL_N | 16
|
||||
43:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
44:Src/system_stm32g4xx.c **** * PLL_P | 7
|
||||
45:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
46:Src/system_stm32g4xx.c **** * PLL_Q | 2
|
||||
47:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
48:Src/system_stm32g4xx.c **** * PLL_R | 2
|
||||
49:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
50:Src/system_stm32g4xx.c **** * Require 48MHz for RNG | Disabled
|
||||
51:Src/system_stm32g4xx.c **** *-----------------------------------------------------------------------------
|
||||
52:Src/system_stm32g4xx.c **** *=============================================================================
|
||||
53:Src/system_stm32g4xx.c **** ******************************************************************************
|
||||
54:Src/system_stm32g4xx.c **** * @attention
|
||||
55:Src/system_stm32g4xx.c **** *
|
||||
56:Src/system_stm32g4xx.c **** * Copyright (c) 2019 STMicroelectronics.
|
||||
57:Src/system_stm32g4xx.c **** * All rights reserved.
|
||||
58:Src/system_stm32g4xx.c **** *
|
||||
59:Src/system_stm32g4xx.c **** * This software is licensed under terms that can be found in the LICENSE file
|
||||
60:Src/system_stm32g4xx.c **** * in the root directory of this software component.
|
||||
61:Src/system_stm32g4xx.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
|
||||
62:Src/system_stm32g4xx.c **** *
|
||||
63:Src/system_stm32g4xx.c **** ******************************************************************************
|
||||
64:Src/system_stm32g4xx.c **** */
|
||||
65:Src/system_stm32g4xx.c ****
|
||||
66:Src/system_stm32g4xx.c **** /** @addtogroup CMSIS
|
||||
67:Src/system_stm32g4xx.c **** * @{
|
||||
68:Src/system_stm32g4xx.c **** */
|
||||
69:Src/system_stm32g4xx.c ****
|
||||
70:Src/system_stm32g4xx.c **** /** @addtogroup stm32g4xx_system
|
||||
71:Src/system_stm32g4xx.c **** * @{
|
||||
72:Src/system_stm32g4xx.c **** */
|
||||
73:Src/system_stm32g4xx.c ****
|
||||
74:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Includes
|
||||
75:Src/system_stm32g4xx.c **** * @{
|
||||
76:Src/system_stm32g4xx.c **** */
|
||||
77:Src/system_stm32g4xx.c ****
|
||||
78:Src/system_stm32g4xx.c **** #include "stm32g4xx.h"
|
||||
79:Src/system_stm32g4xx.c ****
|
||||
80:Src/system_stm32g4xx.c **** #if !defined (HSE_VALUE)
|
||||
81:Src/system_stm32g4xx.c **** #define HSE_VALUE 24000000U /*!< Value of the External oscillator in Hz */
|
||||
82:Src/system_stm32g4xx.c **** #endif /* HSE_VALUE */
|
||||
83:Src/system_stm32g4xx.c ****
|
||||
84:Src/system_stm32g4xx.c **** #if !defined (HSI_VALUE)
|
||||
85:Src/system_stm32g4xx.c **** #define HSI_VALUE 16000000U /*!< Value of the Internal oscillator in Hz*/
|
||||
86:Src/system_stm32g4xx.c **** #endif /* HSI_VALUE */
|
||||
87:Src/system_stm32g4xx.c ****
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 3
|
||||
|
||||
|
||||
88:Src/system_stm32g4xx.c **** /**
|
||||
89:Src/system_stm32g4xx.c **** * @}
|
||||
90:Src/system_stm32g4xx.c **** */
|
||||
91:Src/system_stm32g4xx.c ****
|
||||
92:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_TypesDefinitions
|
||||
93:Src/system_stm32g4xx.c **** * @{
|
||||
94:Src/system_stm32g4xx.c **** */
|
||||
95:Src/system_stm32g4xx.c ****
|
||||
96:Src/system_stm32g4xx.c **** /**
|
||||
97:Src/system_stm32g4xx.c **** * @}
|
||||
98:Src/system_stm32g4xx.c **** */
|
||||
99:Src/system_stm32g4xx.c ****
|
||||
100:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Defines
|
||||
101:Src/system_stm32g4xx.c **** * @{
|
||||
102:Src/system_stm32g4xx.c **** */
|
||||
103:Src/system_stm32g4xx.c ****
|
||||
104:Src/system_stm32g4xx.c **** /************************* Miscellaneous Configuration ************************/
|
||||
105:Src/system_stm32g4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
|
||||
106:Src/system_stm32g4xx.c **** configuration. */
|
||||
107:Src/system_stm32g4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
|
||||
108:Src/system_stm32g4xx.c **** anywhere in Flash or Sram, else the vector table is kept at the automatic
|
||||
109:Src/system_stm32g4xx.c **** remap of boot address selected */
|
||||
110:Src/system_stm32g4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
|
||||
111:Src/system_stm32g4xx.c ****
|
||||
112:Src/system_stm32g4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
|
||||
113:Src/system_stm32g4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
|
||||
114:Src/system_stm32g4xx.c **** in Sram else user remap will be done in Flash. */
|
||||
115:Src/system_stm32g4xx.c **** /* #define VECT_TAB_SRAM */
|
||||
116:Src/system_stm32g4xx.c **** #if defined(VECT_TAB_SRAM)
|
||||
117:Src/system_stm32g4xx.c **** #define VECT_TAB_BASE_ADDRESS SRAM_BASE /*!< Vector Table base address field.
|
||||
118:Src/system_stm32g4xx.c **** This value must be a multiple of 0x200. */
|
||||
119:Src/system_stm32g4xx.c **** #define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field.
|
||||
120:Src/system_stm32g4xx.c **** This value must be a multiple of 0x200. */
|
||||
121:Src/system_stm32g4xx.c **** #else
|
||||
122:Src/system_stm32g4xx.c **** #define VECT_TAB_BASE_ADDRESS FLASH_BASE /*!< Vector Table base address field.
|
||||
123:Src/system_stm32g4xx.c **** This value must be a multiple of 0x200. */
|
||||
124:Src/system_stm32g4xx.c **** #define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field.
|
||||
125:Src/system_stm32g4xx.c **** This value must be a multiple of 0x200. */
|
||||
126:Src/system_stm32g4xx.c **** #endif /* VECT_TAB_SRAM */
|
||||
127:Src/system_stm32g4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
|
||||
128:Src/system_stm32g4xx.c **** /******************************************************************************/
|
||||
129:Src/system_stm32g4xx.c **** /**
|
||||
130:Src/system_stm32g4xx.c **** * @}
|
||||
131:Src/system_stm32g4xx.c **** */
|
||||
132:Src/system_stm32g4xx.c ****
|
||||
133:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Macros
|
||||
134:Src/system_stm32g4xx.c **** * @{
|
||||
135:Src/system_stm32g4xx.c **** */
|
||||
136:Src/system_stm32g4xx.c ****
|
||||
137:Src/system_stm32g4xx.c **** /**
|
||||
138:Src/system_stm32g4xx.c **** * @}
|
||||
139:Src/system_stm32g4xx.c **** */
|
||||
140:Src/system_stm32g4xx.c ****
|
||||
141:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Variables
|
||||
142:Src/system_stm32g4xx.c **** * @{
|
||||
143:Src/system_stm32g4xx.c **** */
|
||||
144:Src/system_stm32g4xx.c **** /* The SystemCoreClock variable is updated in three ways:
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 4
|
||||
|
||||
|
||||
145:Src/system_stm32g4xx.c **** 1) by calling CMSIS function SystemCoreClockUpdate()
|
||||
146:Src/system_stm32g4xx.c **** 2) by calling HAL API function HAL_RCC_GetHCLKFreq()
|
||||
147:Src/system_stm32g4xx.c **** 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
|
||||
148:Src/system_stm32g4xx.c **** Note: If you use this function to configure the system clock; then there
|
||||
149:Src/system_stm32g4xx.c **** is no need to call the 2 first functions listed above, since SystemCoreClock
|
||||
150:Src/system_stm32g4xx.c **** variable is updated automatically.
|
||||
151:Src/system_stm32g4xx.c **** */
|
||||
152:Src/system_stm32g4xx.c **** uint32_t SystemCoreClock = HSI_VALUE;
|
||||
153:Src/system_stm32g4xx.c ****
|
||||
154:Src/system_stm32g4xx.c **** const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
|
||||
155:Src/system_stm32g4xx.c **** const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
|
||||
156:Src/system_stm32g4xx.c ****
|
||||
157:Src/system_stm32g4xx.c **** /**
|
||||
158:Src/system_stm32g4xx.c **** * @}
|
||||
159:Src/system_stm32g4xx.c **** */
|
||||
160:Src/system_stm32g4xx.c ****
|
||||
161:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_FunctionPrototypes
|
||||
162:Src/system_stm32g4xx.c **** * @{
|
||||
163:Src/system_stm32g4xx.c **** */
|
||||
164:Src/system_stm32g4xx.c ****
|
||||
165:Src/system_stm32g4xx.c **** /**
|
||||
166:Src/system_stm32g4xx.c **** * @}
|
||||
167:Src/system_stm32g4xx.c **** */
|
||||
168:Src/system_stm32g4xx.c ****
|
||||
169:Src/system_stm32g4xx.c **** /** @addtogroup STM32G4xx_System_Private_Functions
|
||||
170:Src/system_stm32g4xx.c **** * @{
|
||||
171:Src/system_stm32g4xx.c **** */
|
||||
172:Src/system_stm32g4xx.c ****
|
||||
173:Src/system_stm32g4xx.c **** /**
|
||||
174:Src/system_stm32g4xx.c **** * @brief Setup the microcontroller system.
|
||||
175:Src/system_stm32g4xx.c **** * @param None
|
||||
176:Src/system_stm32g4xx.c **** * @retval None
|
||||
177:Src/system_stm32g4xx.c **** */
|
||||
178:Src/system_stm32g4xx.c ****
|
||||
179:Src/system_stm32g4xx.c **** void SystemInit(void)
|
||||
180:Src/system_stm32g4xx.c **** {
|
||||
29 .loc 1 180 1 view -0
|
||||
30 .cfi_startproc
|
||||
31 @ args = 0, pretend = 0, frame = 0
|
||||
32 @ frame_needed = 0, uses_anonymous_args = 0
|
||||
33 @ link register save eliminated.
|
||||
181:Src/system_stm32g4xx.c **** /* FPU settings ------------------------------------------------------------*/
|
||||
182:Src/system_stm32g4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
|
||||
183:Src/system_stm32g4xx.c **** SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2))); /* set CP10 and CP11 Full Access */
|
||||
34 .loc 1 183 5 view .LVU1
|
||||
35 .loc 1 183 8 is_stmt 0 view .LVU2
|
||||
36 0000 034A ldr r2, .L2
|
||||
37 0002 D2F88830 ldr r3, [r2, #136]
|
||||
38 .loc 1 183 16 view .LVU3
|
||||
39 0006 43F47003 orr r3, r3, #15728640
|
||||
40 000a C2F88830 str r3, [r2, #136]
|
||||
184:Src/system_stm32g4xx.c **** #endif
|
||||
185:Src/system_stm32g4xx.c ****
|
||||
186:Src/system_stm32g4xx.c **** /* Configure the Vector Table location add offset address ------------------*/
|
||||
187:Src/system_stm32g4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
|
||||
188:Src/system_stm32g4xx.c **** SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM
|
||||
189:Src/system_stm32g4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 5
|
||||
|
||||
|
||||
190:Src/system_stm32g4xx.c **** }
|
||||
41 .loc 1 190 1 view .LVU4
|
||||
42 000e 7047 bx lr
|
||||
43 .L3:
|
||||
44 .align 2
|
||||
45 .L2:
|
||||
46 0010 00ED00E0 .word -536810240
|
||||
47 .cfi_endproc
|
||||
48 .LFE329:
|
||||
50 .section .text.SystemCoreClockUpdate,"ax",%progbits
|
||||
51 .align 1
|
||||
52 .global SystemCoreClockUpdate
|
||||
53 .syntax unified
|
||||
54 .thumb
|
||||
55 .thumb_func
|
||||
57 SystemCoreClockUpdate:
|
||||
58 .LFB330:
|
||||
191:Src/system_stm32g4xx.c ****
|
||||
192:Src/system_stm32g4xx.c **** /**
|
||||
193:Src/system_stm32g4xx.c **** * @brief Update SystemCoreClock variable according to Clock Register Values.
|
||||
194:Src/system_stm32g4xx.c **** * The SystemCoreClock variable contains the core clock (HCLK), it can
|
||||
195:Src/system_stm32g4xx.c **** * be used by the user application to setup the SysTick timer or configure
|
||||
196:Src/system_stm32g4xx.c **** * other parameters.
|
||||
197:Src/system_stm32g4xx.c **** *
|
||||
198:Src/system_stm32g4xx.c **** * @note Each time the core clock (HCLK) changes, this function must be called
|
||||
199:Src/system_stm32g4xx.c **** * to update SystemCoreClock variable value. Otherwise, any configuration
|
||||
200:Src/system_stm32g4xx.c **** * based on this variable will be incorrect.
|
||||
201:Src/system_stm32g4xx.c **** *
|
||||
202:Src/system_stm32g4xx.c **** * @note - The system frequency computed by this function is not the real
|
||||
203:Src/system_stm32g4xx.c **** * frequency in the chip. It is calculated based on the predefined
|
||||
204:Src/system_stm32g4xx.c **** * constant and the selected clock source:
|
||||
205:Src/system_stm32g4xx.c **** *
|
||||
206:Src/system_stm32g4xx.c **** * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
|
||||
207:Src/system_stm32g4xx.c **** *
|
||||
208:Src/system_stm32g4xx.c **** * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
|
||||
209:Src/system_stm32g4xx.c **** *
|
||||
210:Src/system_stm32g4xx.c **** * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
|
||||
211:Src/system_stm32g4xx.c **** * or HSI_VALUE(*) multiplied/divided by the PLL factors.
|
||||
212:Src/system_stm32g4xx.c **** *
|
||||
213:Src/system_stm32g4xx.c **** * (**) HSI_VALUE is a constant defined in stm32g4xx_hal.h file (default value
|
||||
214:Src/system_stm32g4xx.c **** * 16 MHz) but the real value may vary depending on the variations
|
||||
215:Src/system_stm32g4xx.c **** * in voltage and temperature.
|
||||
216:Src/system_stm32g4xx.c **** *
|
||||
217:Src/system_stm32g4xx.c **** * (***) HSE_VALUE is a constant defined in stm32g4xx_hal.h file (default value
|
||||
218:Src/system_stm32g4xx.c **** * 24 MHz), user has to ensure that HSE_VALUE is same as the real
|
||||
219:Src/system_stm32g4xx.c **** * frequency of the crystal used. Otherwise, this function may
|
||||
220:Src/system_stm32g4xx.c **** * have wrong result.
|
||||
221:Src/system_stm32g4xx.c **** *
|
||||
222:Src/system_stm32g4xx.c **** * - The result of this function could be not correct when using fractional
|
||||
223:Src/system_stm32g4xx.c **** * value for HSE crystal.
|
||||
224:Src/system_stm32g4xx.c **** *
|
||||
225:Src/system_stm32g4xx.c **** * @param None
|
||||
226:Src/system_stm32g4xx.c **** * @retval None
|
||||
227:Src/system_stm32g4xx.c **** */
|
||||
228:Src/system_stm32g4xx.c **** void SystemCoreClockUpdate(void)
|
||||
229:Src/system_stm32g4xx.c **** {
|
||||
59 .loc 1 229 1 is_stmt 1 view -0
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 6
|
||||
|
||||
|
||||
60 .cfi_startproc
|
||||
61 @ args = 0, pretend = 0, frame = 0
|
||||
62 @ frame_needed = 0, uses_anonymous_args = 0
|
||||
63 @ link register save eliminated.
|
||||
230:Src/system_stm32g4xx.c **** uint32_t tmp, pllvco, pllr, pllsource, pllm;
|
||||
64 .loc 1 230 3 view .LVU6
|
||||
231:Src/system_stm32g4xx.c ****
|
||||
232:Src/system_stm32g4xx.c **** /* Get SYSCLK source -------------------------------------------------------*/
|
||||
233:Src/system_stm32g4xx.c **** switch (RCC->CFGR & RCC_CFGR_SWS)
|
||||
65 .loc 1 233 3 view .LVU7
|
||||
66 .loc 1 233 14 is_stmt 0 view .LVU8
|
||||
67 0000 1E4B ldr r3, .L12
|
||||
68 0002 9B68 ldr r3, [r3, #8]
|
||||
69 .loc 1 233 21 view .LVU9
|
||||
70 0004 03F00C03 and r3, r3, #12
|
||||
71 .loc 1 233 3 view .LVU10
|
||||
72 0008 082B cmp r3, #8
|
||||
73 000a 12D0 beq .L5
|
||||
74 000c 0C2B cmp r3, #12
|
||||
75 000e 14D0 beq .L6
|
||||
76 0010 042B cmp r3, #4
|
||||
77 0012 0AD0 beq .L10
|
||||
78 .L7:
|
||||
234:Src/system_stm32g4xx.c **** {
|
||||
235:Src/system_stm32g4xx.c **** case 0x04: /* HSI used as system clock source */
|
||||
236:Src/system_stm32g4xx.c **** SystemCoreClock = HSI_VALUE;
|
||||
237:Src/system_stm32g4xx.c **** break;
|
||||
238:Src/system_stm32g4xx.c ****
|
||||
239:Src/system_stm32g4xx.c **** case 0x08: /* HSE used as system clock source */
|
||||
240:Src/system_stm32g4xx.c **** SystemCoreClock = HSE_VALUE;
|
||||
241:Src/system_stm32g4xx.c **** break;
|
||||
242:Src/system_stm32g4xx.c ****
|
||||
243:Src/system_stm32g4xx.c **** case 0x0C: /* PLL used as system clock source */
|
||||
244:Src/system_stm32g4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
|
||||
245:Src/system_stm32g4xx.c **** SYSCLK = PLL_VCO / PLLR
|
||||
246:Src/system_stm32g4xx.c **** */
|
||||
247:Src/system_stm32g4xx.c **** pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
|
||||
248:Src/system_stm32g4xx.c **** pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
|
||||
249:Src/system_stm32g4xx.c **** if (pllsource == 0x02UL) /* HSI used as PLL clock source */
|
||||
250:Src/system_stm32g4xx.c **** {
|
||||
251:Src/system_stm32g4xx.c **** pllvco = (HSI_VALUE / pllm);
|
||||
252:Src/system_stm32g4xx.c **** }
|
||||
253:Src/system_stm32g4xx.c **** else /* HSE used as PLL clock source */
|
||||
254:Src/system_stm32g4xx.c **** {
|
||||
255:Src/system_stm32g4xx.c **** pllvco = (HSE_VALUE / pllm);
|
||||
256:Src/system_stm32g4xx.c **** }
|
||||
257:Src/system_stm32g4xx.c **** pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8);
|
||||
258:Src/system_stm32g4xx.c **** pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
|
||||
259:Src/system_stm32g4xx.c **** SystemCoreClock = pllvco/pllr;
|
||||
260:Src/system_stm32g4xx.c **** break;
|
||||
261:Src/system_stm32g4xx.c ****
|
||||
262:Src/system_stm32g4xx.c **** default:
|
||||
263:Src/system_stm32g4xx.c **** break;
|
||||
264:Src/system_stm32g4xx.c **** }
|
||||
265:Src/system_stm32g4xx.c **** /* Compute HCLK clock frequency --------------------------------------------*/
|
||||
266:Src/system_stm32g4xx.c **** /* Get HCLK prescaler */
|
||||
267:Src/system_stm32g4xx.c **** tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 7
|
||||
|
||||
|
||||
79 .loc 1 267 3 is_stmt 1 view .LVU11
|
||||
80 .loc 1 267 28 is_stmt 0 view .LVU12
|
||||
81 0014 194B ldr r3, .L12
|
||||
82 0016 9B68 ldr r3, [r3, #8]
|
||||
83 .loc 1 267 52 view .LVU13
|
||||
84 0018 C3F30313 ubfx r3, r3, #4, #4
|
||||
85 .loc 1 267 22 view .LVU14
|
||||
86 001c 184A ldr r2, .L12+4
|
||||
87 001e D15C ldrb r1, [r2, r3] @ zero_extendqisi2
|
||||
88 .LVL0:
|
||||
268:Src/system_stm32g4xx.c **** /* HCLK clock frequency */
|
||||
269:Src/system_stm32g4xx.c **** SystemCoreClock >>= tmp;
|
||||
89 .loc 1 269 3 is_stmt 1 view .LVU15
|
||||
90 .loc 1 269 19 is_stmt 0 view .LVU16
|
||||
91 0020 184A ldr r2, .L12+8
|
||||
92 0022 1368 ldr r3, [r2]
|
||||
93 0024 CB40 lsrs r3, r3, r1
|
||||
94 0026 1360 str r3, [r2]
|
||||
270:Src/system_stm32g4xx.c **** }
|
||||
95 .loc 1 270 1 view .LVU17
|
||||
96 0028 7047 bx lr
|
||||
97 .LVL1:
|
||||
98 .L10:
|
||||
236:Src/system_stm32g4xx.c **** break;
|
||||
99 .loc 1 236 7 is_stmt 1 view .LVU18
|
||||
236:Src/system_stm32g4xx.c **** break;
|
||||
100 .loc 1 236 23 is_stmt 0 view .LVU19
|
||||
101 002a 164B ldr r3, .L12+8
|
||||
102 002c 164A ldr r2, .L12+12
|
||||
103 002e 1A60 str r2, [r3]
|
||||
237:Src/system_stm32g4xx.c ****
|
||||
104 .loc 1 237 7 is_stmt 1 view .LVU20
|
||||
105 0030 F0E7 b .L7
|
||||
106 .L5:
|
||||
240:Src/system_stm32g4xx.c **** break;
|
||||
107 .loc 1 240 7 view .LVU21
|
||||
240:Src/system_stm32g4xx.c **** break;
|
||||
108 .loc 1 240 23 is_stmt 0 view .LVU22
|
||||
109 0032 144B ldr r3, .L12+8
|
||||
110 0034 154A ldr r2, .L12+16
|
||||
111 0036 1A60 str r2, [r3]
|
||||
241:Src/system_stm32g4xx.c ****
|
||||
112 .loc 1 241 7 is_stmt 1 view .LVU23
|
||||
113 0038 ECE7 b .L7
|
||||
114 .L6:
|
||||
247:Src/system_stm32g4xx.c **** pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
|
||||
115 .loc 1 247 7 view .LVU24
|
||||
247:Src/system_stm32g4xx.c **** pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
|
||||
116 .loc 1 247 23 is_stmt 0 view .LVU25
|
||||
117 003a 104A ldr r2, .L12
|
||||
118 003c D368 ldr r3, [r2, #12]
|
||||
247:Src/system_stm32g4xx.c **** pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;
|
||||
119 .loc 1 247 17 view .LVU26
|
||||
120 003e 03F00303 and r3, r3, #3
|
||||
121 .LVL2:
|
||||
248:Src/system_stm32g4xx.c **** if (pllsource == 0x02UL) /* HSI used as PLL clock source */
|
||||
122 .loc 1 248 7 is_stmt 1 view .LVU27
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 8
|
||||
|
||||
|
||||
248:Src/system_stm32g4xx.c **** if (pllsource == 0x02UL) /* HSI used as PLL clock source */
|
||||
123 .loc 1 248 19 is_stmt 0 view .LVU28
|
||||
124 0042 D268 ldr r2, [r2, #12]
|
||||
248:Src/system_stm32g4xx.c **** if (pllsource == 0x02UL) /* HSI used as PLL clock source */
|
||||
125 .loc 1 248 49 view .LVU29
|
||||
126 0044 C2F30312 ubfx r2, r2, #4, #4
|
||||
248:Src/system_stm32g4xx.c **** if (pllsource == 0x02UL) /* HSI used as PLL clock source */
|
||||
127 .loc 1 248 12 view .LVU30
|
||||
128 0048 0132 adds r2, r2, #1
|
||||
129 .LVL3:
|
||||
249:Src/system_stm32g4xx.c **** {
|
||||
130 .loc 1 249 7 is_stmt 1 view .LVU31
|
||||
249:Src/system_stm32g4xx.c **** {
|
||||
131 .loc 1 249 10 is_stmt 0 view .LVU32
|
||||
132 004a 022B cmp r3, #2
|
||||
133 004c 12D0 beq .L11
|
||||
255:Src/system_stm32g4xx.c **** }
|
||||
134 .loc 1 255 9 is_stmt 1 view .LVU33
|
||||
255:Src/system_stm32g4xx.c **** }
|
||||
135 .loc 1 255 16 is_stmt 0 view .LVU34
|
||||
136 004e 0F4B ldr r3, .L12+16
|
||||
137 .LVL4:
|
||||
255:Src/system_stm32g4xx.c **** }
|
||||
138 .loc 1 255 16 view .LVU35
|
||||
139 0050 B3FBF2F2 udiv r2, r3, r2
|
||||
140 .LVL5:
|
||||
141 .L9:
|
||||
257:Src/system_stm32g4xx.c **** pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
|
||||
142 .loc 1 257 7 is_stmt 1 view .LVU36
|
||||
257:Src/system_stm32g4xx.c **** pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
|
||||
143 .loc 1 257 30 is_stmt 0 view .LVU37
|
||||
144 0054 0949 ldr r1, .L12
|
||||
145 0056 CB68 ldr r3, [r1, #12]
|
||||
257:Src/system_stm32g4xx.c **** pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
|
||||
146 .loc 1 257 60 view .LVU38
|
||||
147 0058 C3F30623 ubfx r3, r3, #8, #7
|
||||
257:Src/system_stm32g4xx.c **** pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;
|
||||
148 .loc 1 257 14 view .LVU39
|
||||
149 005c 02FB03F3 mul r3, r2, r3
|
||||
150 .LVL6:
|
||||
258:Src/system_stm32g4xx.c **** SystemCoreClock = pllvco/pllr;
|
||||
151 .loc 1 258 7 is_stmt 1 view .LVU40
|
||||
258:Src/system_stm32g4xx.c **** SystemCoreClock = pllvco/pllr;
|
||||
152 .loc 1 258 20 is_stmt 0 view .LVU41
|
||||
153 0060 CA68 ldr r2, [r1, #12]
|
||||
258:Src/system_stm32g4xx.c **** SystemCoreClock = pllvco/pllr;
|
||||
154 .loc 1 258 50 view .LVU42
|
||||
155 0062 C2F34162 ubfx r2, r2, #25, #2
|
||||
258:Src/system_stm32g4xx.c **** SystemCoreClock = pllvco/pllr;
|
||||
156 .loc 1 258 57 view .LVU43
|
||||
157 0066 0132 adds r2, r2, #1
|
||||
258:Src/system_stm32g4xx.c **** SystemCoreClock = pllvco/pllr;
|
||||
158 .loc 1 258 12 view .LVU44
|
||||
159 0068 5200 lsls r2, r2, #1
|
||||
160 .LVL7:
|
||||
259:Src/system_stm32g4xx.c **** break;
|
||||
161 .loc 1 259 7 is_stmt 1 view .LVU45
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 9
|
||||
|
||||
|
||||
259:Src/system_stm32g4xx.c **** break;
|
||||
162 .loc 1 259 31 is_stmt 0 view .LVU46
|
||||
163 006a B3FBF2F3 udiv r3, r3, r2
|
||||
164 .LVL8:
|
||||
259:Src/system_stm32g4xx.c **** break;
|
||||
165 .loc 1 259 23 view .LVU47
|
||||
166 006e 054A ldr r2, .L12+8
|
||||
167 .LVL9:
|
||||
259:Src/system_stm32g4xx.c **** break;
|
||||
168 .loc 1 259 23 view .LVU48
|
||||
169 0070 1360 str r3, [r2]
|
||||
260:Src/system_stm32g4xx.c ****
|
||||
170 .loc 1 260 7 is_stmt 1 view .LVU49
|
||||
171 0072 CFE7 b .L7
|
||||
172 .LVL10:
|
||||
173 .L11:
|
||||
251:Src/system_stm32g4xx.c **** }
|
||||
174 .loc 1 251 9 view .LVU50
|
||||
251:Src/system_stm32g4xx.c **** }
|
||||
175 .loc 1 251 16 is_stmt 0 view .LVU51
|
||||
176 0074 044B ldr r3, .L12+12
|
||||
177 .LVL11:
|
||||
251:Src/system_stm32g4xx.c **** }
|
||||
178 .loc 1 251 16 view .LVU52
|
||||
179 0076 B3FBF2F2 udiv r2, r3, r2
|
||||
180 .LVL12:
|
||||
251:Src/system_stm32g4xx.c **** }
|
||||
181 .loc 1 251 16 view .LVU53
|
||||
182 007a EBE7 b .L9
|
||||
183 .L13:
|
||||
184 .align 2
|
||||
185 .L12:
|
||||
186 007c 00100240 .word 1073876992
|
||||
187 0080 00000000 .word AHBPrescTable
|
||||
188 0084 00000000 .word SystemCoreClock
|
||||
189 0088 0024F400 .word 16000000
|
||||
190 008c 0080BB00 .word 12288000
|
||||
191 .cfi_endproc
|
||||
192 .LFE330:
|
||||
194 .global APBPrescTable
|
||||
195 .section .rodata.APBPrescTable,"a"
|
||||
196 .align 2
|
||||
199 APBPrescTable:
|
||||
200 0000 00000000 .ascii "\000\000\000\000\001\002\003\004"
|
||||
200 01020304
|
||||
201 .global AHBPrescTable
|
||||
202 .section .rodata.AHBPrescTable,"a"
|
||||
203 .align 2
|
||||
206 AHBPrescTable:
|
||||
207 0000 00000000 .ascii "\000\000\000\000\000\000\000\000\001\002\003\004\006"
|
||||
207 00000000
|
||||
207 01020304
|
||||
207 06
|
||||
208 000d 070809 .ascii "\007\010\011"
|
||||
209 .global SystemCoreClock
|
||||
210 .section .data.SystemCoreClock,"aw"
|
||||
211 .align 2
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 10
|
||||
|
||||
|
||||
214 SystemCoreClock:
|
||||
215 0000 0024F400 .word 16000000
|
||||
216 .text
|
||||
217 .Letext0:
|
||||
218 .file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
|
||||
219 .file 3 "Drivers/CMSIS/Include/core_cm4.h"
|
||||
220 .file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
|
||||
221 .file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
|
||||
ARM GAS /tmp/cc1Ld1Ft.s page 11
|
||||
|
||||
|
||||
DEFINED SYMBOLS
|
||||
*ABS*:00000000 system_stm32g4xx.c
|
||||
/tmp/cc1Ld1Ft.s:21 .text.SystemInit:00000000 $t
|
||||
/tmp/cc1Ld1Ft.s:27 .text.SystemInit:00000000 SystemInit
|
||||
/tmp/cc1Ld1Ft.s:46 .text.SystemInit:00000010 $d
|
||||
/tmp/cc1Ld1Ft.s:51 .text.SystemCoreClockUpdate:00000000 $t
|
||||
/tmp/cc1Ld1Ft.s:57 .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
|
||||
/tmp/cc1Ld1Ft.s:186 .text.SystemCoreClockUpdate:0000007c $d
|
||||
/tmp/cc1Ld1Ft.s:206 .rodata.AHBPrescTable:00000000 AHBPrescTable
|
||||
/tmp/cc1Ld1Ft.s:214 .data.SystemCoreClock:00000000 SystemCoreClock
|
||||
/tmp/cc1Ld1Ft.s:199 .rodata.APBPrescTable:00000000 APBPrescTable
|
||||
/tmp/cc1Ld1Ft.s:196 .rodata.APBPrescTable:00000000 $d
|
||||
/tmp/cc1Ld1Ft.s:203 .rodata.AHBPrescTable:00000000 $d
|
||||
/tmp/cc1Ld1Ft.s:211 .data.SystemCoreClock:00000000 $d
|
||||
|
||||
NO UNDEFINED SYMBOLS
|
||||
Reference in New Issue
Block a user